Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

LM567CDRG

HANSCHIP semiconductor · Audio Interface ICs · SOP-8

LM567CDRG from HANSCHIP semiconductor, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUTPUT FILTER passive Low-pass loop filter capacitor connection. External capacitor C2 to ground sets the output filter time constant and affects the detection bandwidth.
2 LOOP FILTER passive Loop low-pass filter capacitor connection. External capacitor C3 to ground sets the loop filter bandwidth (detection bandwidth of the tone decoder).
3 INPUT input Tone input. AC-coupled input signal to be detected; input impedance approximately 20 kΩ. Minimum input signal for detection typically 20 mVrms.
4 V+ power_in Positive supply voltage. Operating range 4.75 V to 9 V (absolute maximum 10 V). Supply current typically 7 mA at 5 V.
5 TIMING R passive Timing resistor connection. External resistor R1 (2 kΩ to 20 kΩ) from this pin to V+ sets the VCO center frequency together with C1 on pin 6. Center frequency f0 ≈ 1/(1.1·R1·C1).
6 TIMING C passive Timing capacitor connection. External capacitor C1 from this pin to ground sets the VCO center frequency in combination with R1 on pin 5. Frequency range 0.01 Hz to 500 kHz.
7 GND power_in Ground reference for the device.
8 OUTPUT output Open-collector logic output. Sinks up to 100 mA (typ) to ground when an in-band tone is detected; otherwise high-impedance. Requires external pull-up resistor to V+ (up to 15 V).

Key specifications

Parameter Value
Manufacturer HANSCHIP semiconductor
Package SOP-8
Category Interface
Pins 8

Ordering variants

Same part, different packaging or reel option.

  • LM567CDRG

CAD (KiCad official)

  • Symbol: LM567CDRG
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
lm567cdrg.step 122 KB You want the bare part, or you mark your own boards.
lm567cdrg-etched.step 1.9 MB You want the part with LM567CDRG already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 461 faces against 147 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: HANSCHIP semiconductor datasheet (11 pp, sha256 47493fb452db0161, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF