Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

LM5164DDAR

Texas Instruments · DC-DC Converters · SO-8-EP

LM5164DDAR from Texas Instruments, in a SO-8-EP. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND power_in Ground connection for internal circuits. Solder the exposed pad (EP) to this pin and connect to a large copper plane to reduce thermal resistance.
2 VIN power_in Regulator supply input pin to the high-side power MOSFET and internal bias regulator. Operating range 6 V to 100 V (absolute max 100 V). Connect directly to the input supply of the buck converter with short, low-impedance paths.
3 EN/UVLO input Precision enable and undervoltage lockout (UVLO) programming pin. Below 1.1 V the converter is in shutdown with all functions disabled; between 1.1 V and 1.5 V it is in standby with internal VCC operational and no switching; above 1.5 V (typ) the start-up sequence begins.
4 RON input On-time programming pin. A resistor between this pin and GND sets the buck switch on-time (programmable range ~50 ns to 10000 ns).
5 FB input Feedback input of the voltage regulation comparator. Regulates to VREF = 1.2 V (typ) via an external resistor divider from VOUT.
6 PGOOD output Power good indicator, open-drain output. Connect to a source voltage through an external pull-up resistor between 10 kΩ and 100 kΩ. Internal pull-down resistance ~30 Ω.
7 BST power_in Bootstrap gate-drive supply. Requires a 2.2-nF 50-V X7R ceramic capacitor between BST and SW to bias the internal high-side gate driver. BST-to-SW absolute max is 5.5 V.
8 SW passive Switching node internally connected to the source of the high-side NMOS buck switch and the drain of the low-side NMOS synchronous rectifier. Connect to the switching node of the power inductor. High-side RDSON ~0.725 Ω, low-side RDSON ~0.34 Ω.
EP EP power_in Exposed pad of the package. No internal electrical connection. Solder the EP to the GND pin and connect to a large copper plane to reduce thermal resistance.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SO-8-EP
Category PMIC
Pins 9

Ordering variants

Same part, different packaging or reel option.

  • LM5164DDAR

CAD (KiCad official)

  • Symbol: LM5164DDAR
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SO-8-EP (KiCad packages3D, STEP)

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
lm5164ddar.step 122 KB You want the bare part, or you mark your own boards.
lm5164ddar-etched.step 1.8 MB You want the part with LM5164DDAR already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 473 faces against 147 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (35 pp, sha256 7fe36c48561a3b2c, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF