component

LM5111-1MX

Public Unreviewed

by Ray

Texas Instruments Isolators - Gate Drivers, SOIC-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.

componentpmiclm5111-1mx
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

Datasheet

Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

LM5111-1MX

Texas Instruments · Isolators - Gate Drivers · SOIC-8

LM5111-1MX from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 IN_A input Logic input for channel A driver. TTL-compatible threshold, typically 1.5 V. Determines the state of OUT_A (non-inverting).
2 VDD power_in Supply voltage input for the driver. Operating range 3.5 V to 14 V. Bypass locally with a low-ESR ceramic capacitor to GND.
3 GND power_in Device ground reference and return for both output stages. Connect directly to the ground plane close to the bypass capacitor.
4 IN_B input Logic input for channel B driver. TTL-compatible threshold, typically 1.5 V. Determines the state of OUT_B (non-inverting).
5 OUT_B output Gate driver output for channel B. Sources/sinks up to 5 A peak with rail-to-rail swing between VDD and GND. Non-inverting relative to IN_B.
6 VDD power_in Second VDD pin, internally connected to pin 2. Both VDD pins must be tied together and bypassed to reduce parasitic inductance in the high-current output loop.
7 GND power_in Second GND pin, internally connected to pin 3. Both GND pins must be tied together to provide a low-inductance return path for the output current.
8 OUT_A output Gate driver output for channel A. Sources/sinks up to 5 A peak with rail-to-rail swing between VDD and GND. Non-inverting relative to IN_A.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category PMIC
Pins 8

Ordering variants

Same part, different packaging or reel option.

  • LM5111-1MX
  • LM5111-1MXM
  • LM5111-1MXSD
  • LM5111-1MXSDX

CAD (KiCad official)

  • Symbol: LM5111-1MX
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
lm5111-1mx.step 122 KB You want the bare part, or you mark your own boards.
lm5111-1mx-etched.step 1.4 MB You want the part with LM5111-1MX already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 389 faces against 147 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (29 pp, sha256 34ab26bac45cba34, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF