LM5018MRX
Public Unreviewedby Ray
Texas Instruments DC-DC Converters, SO-8-EP. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Symbol & Footprint
Schematic Symbol
Open full view ↗PCB Footprint
Open full view ↗Datasheet
Open in new tab ↗Contents
README
markdownLM5018MRX
Texas Instruments · DC-DC Converters · SO-8-EP
LM5018MRX from Texas Instruments, in a SO-8-EP. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | RTN | power_in | Ground return / GND reference of the integrated circuit. Electrically connected to the substrate. Exposed pad must tie to this pin. |
| 2 | VIN | power_in | Input supply voltage. Operating input range is 7.5 V to 100 V. Absolute maximum 100 V to RTN. |
| 3 | UVLO | input | Undervoltage lockout input. External resistor divider from VIN to GND programs the undervoltage detection threshold; an internal current source provides hysteresis. Pulling UVLO below 0.66 V places the device in shutdown. |
| 4 | RON | input | On-time control. A resistor from this pin to VIN sets the switch on-time as a function of VIN. Minimum recommended on-time is 100 ns at maximum input voltage. |
| 5 | FB | input | Feedback input to the inverting input of the internal regulation comparator. Regulation reference level is 1.225 V. |
| 6 | VCC | power_out | Output from the internal high-voltage series-pass regulator, regulated at 7.6 V. Provides bias supply for the gate drivers and internal circuitry. A 1.0-µF decoupling capacitor is recommended. |
| 7 | BST | power_in | Bootstrap capacitor pin for the high-side gate driver. Connect a 0.01-µF ceramic capacitor between BST and SW. Charged from VCC through an internal diode when SW is low. |
| 8 | SW | output | Power switching node. Connect to the output inductor and to the bootstrap capacitor. Absolute maximum -1.5 V to VIN+0.3 V (-5 V to VIN+0.3 V for 100 ns transient) referred to RTN. |
| EP | EP | passive | Exposed thermal pad. Must be connected to the RTN pin and to the system ground plane on the application board for reduced thermal resistance. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SO-8-EP |
| Category | PMIC |
| Pins | 9 |
Ordering variants
Same part, different packaging or reel option.
LM5018MRXDDALM5018MRXNGU
CAD (KiCad official)
- Symbol:
LM5018MRX - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SO-8-EP (KiCad packages3D, STEP)
3D model downloads
Two STEP files. Same geometry, different body top:
| File | Size | Use it when |
|---|---|---|
lm5018mrx.step |
122 KB | You want the bare part, or you mark your own boards. |
lm5018mrx-etched.step |
1.9 MB | You want the part with LM5018MRX already on it. |
The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 477 faces against 147 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (35 pp, sha256
9ef883fa4a96358c, retrieved 2026-08-17, tier: manufacturer) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).