component

LM43602PWPR

Public Unreviewed

by Ray

Texas Instruments DC-DC Converters, HTSSOP-16-EP. Datasheet-verified pinout, KiCad symbol/footprint/3D.

componentpmiclm43602pwpr
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

Datasheet

Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

LM43602PWPR

Texas Instruments · DC-DC Converters · HTSSOP-16-EP

LM43602PWPR from Texas Instruments, in a HTSSOP-16-EP. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SW power_out Switching node output of the regulator, internally connected to both power MOSFETs. Connect to the external power inductor. Pins 1 and 2 are shorted internally.
2 SW power_out Switching node output of the regulator, internally connected to both power MOSFETs. Connect to the external power inductor. Pins 1 and 2 are shorted internally.
3 CBOOT passive Boot-strap capacitor connection for the high-side gate driver. Connect a high quality 470-nF capacitor from CBOOT to SW.
4 VCC power_out Internal bias supply output (approx. 3.28 V) for bypassing. Connect a bypass capacitor from this pin to AGND. Do not connect external loading; never short to ground during operation.
5 BIAS power_in Optional internal LDO supply input. Tie to VOUT when 3.3 V ≤ VOUT ≤ 28 V, or to an external 3.3 V or 5 V rail, to improve efficiency. Place a 1-µF to 10-µF bypass capacitor to ground when used; tie to ground when not used.
6 SYNC input Clock input to synchronize switching action to an external clock. Use proper high-speed termination to prevent ringing. Connect to ground if not used.
7 RT input Switching frequency programming pin. Connect a resistor R_T from this pin to AGND to set the switching frequency between 200 kHz and 2.2 MHz. Leave floating for 500 kHz default.
8 PGOOD output Open-drain power-good flag output. Use a 10-kΩ to 100-kΩ pull-up resistor to a logic rail or other DC voltage no higher than 12 V.
9 FB input Feedback sense input pin. Connect to the midpoint of the external feedback divider to set VOUT. Do not short this pin to ground during operation.
10 AGND power_in Analog ground pin. Ground reference for internal references and logic. Connect to system ground.
11 SS/TRK input Soft-start / tracking control pin. Leave floating for the internal 4.1-ms soft-start slew rate. Connect a capacitor to extend soft-start time, or connect to an external voltage ramp for output tracking.
12 EN input Precision enable input to the internal LDO and regulator. High = ON, low = OFF. Connect to VIN, or to VIN through a resistor divider (for programmable UVLO), or to an external voltage/logic source. Do not float.
13 VIN power_in Supply input pin to the internal LDO and the high-side power FET (3.5 V to 36 V operating, 42 V abs max). Connect to the input supply and bypass capacitor C_IN. Pins 13 and 14 are shorted internally; the path from VIN to high-frequency bypass C_IN and PGND must be as short as possible.
14 VIN power_in Supply input pin to the internal LDO and the high-side power FET (3.5 V to 36 V operating, 42 V abs max). Connect to the input supply and bypass capacitor C_IN. Pins 13 and 14 are shorted internally; the path from VIN to high-frequency bypass C_IN and PGND must be as short as possible.
15 PGND power_in Power ground pin, connected internally to the low-side power FET. Connect to system ground, PAD, AGND, and the ground pins of C_IN and C_OUT. Path to C_IN must be as short as possible.
16 PGND power_in Power ground pin, connected internally to the low-side power FET. Connect to system ground, PAD, AGND, and the ground pins of C_IN and C_OUT. Path to C_IN must be as short as possible.
17 PAD power_in Exposed thermal pad. Low-impedance connection to AGND; connect to PGND on the PCB. Major heat-dissipation path of the die; must be soldered to a copper ground plane for thermal performance.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package HTSSOP-16-EP
Category PMIC
Pins 17

Ordering variants

Same part, different packaging or reel option.

  • LM43602PWPR
  • LM43602PWPRDSU

CAD (KiCad official)

  • Symbol: LM43602PWPR
  • Footprint: Package_SO:TSSOP-16-1EP_4.4x5mm_P0.65mm
  • 3D model: HTSSOP-16-EP (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (49 pp, sha256 a3b4d1cca14b806e, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF