Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

LM3881MMX

Texas Instruments · Supervisor and Reset ICs · VSSOP-8-0.65mm

LM3881MMX from Texas Instruments, in a VSSOP-8-0.65mm. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VCC power_in Input supply. Operating range 2.7 V to 5.5 V (absolute max 6.0 V). Typical quiescent current 80 µA.
2 EN input Precision enable input. Typical threshold 1.22 V (min 1.0 V, max 1.5 V). Internal 7 µA pull-up current when VEN = 0 V. Asserting EN starts the power-up sequence.
3 GND power_in Ground reference for the device.
4 INV input Output logic invert. Logic level input that inverts the FLAG output polarity. VIH ≥ 90% VCC, VIL ≤ 10% VCC. Must be tied to a valid logic high or low; not allowed to float.
5 TADJ passive Timer adjust. Connect an external timing capacitor from TADJ to GND to set the clock period (~120 µs/nF; e.g. 10 nF → 1.2 ms clock). Charged/discharged by a 12 µA typical source/sink between VLTH (0.5 V) and VHTH (1.22 V).
6 FLAG3 output Open-drain output 3. Released last during power-up (after TD3) and pulled low first during power-down. VOL ≤ 0.4 V at 1.2 mA. Requires external pull-up. Leakage ≤ 1 µA at 3.3 V.
7 FLAG2 output Open-drain output 2. Released after FLAG1 during power-up (after TD2) and pulled low after FLAG3 during power-down. VOL ≤ 0.4 V at 1.2 mA. Requires external pull-up.
8 FLAG1 output Open-drain output 1. Released first during power-up (after TD1 = 9-10 clock cycles) and pulled low last during power-down. VOL ≤ 0.4 V at 1.2 mA. Requires external pull-up.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VSSOP-8-0.65mm
Category PMIC
Pins 8

Ordering variants

Same part, different packaging or reel option.

  • LM3881MMX

CAD (KiCad official)

  • Symbol: LM3881MMX
  • Footprint: Package_SO:VSSOP-8_2.3x2mm_P0.5mm
  • 3D model: VSSOP-8-0.65mm (KiCad packages3D, STEP)

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
lm3881mmx.step 122 KB You want the bare part, or you mark your own boards.
lm3881mmx-etched.step 1.9 MB You want the part with LM3881MMX already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 484 faces against 147 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (27 pp, sha256 ca95b4dad2dbee8a, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF