Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

ISO7740DWR

Texas Instruments · Digital Isolators · SOIC-16-300mil

ISO7740DWR from Texas Instruments, in a SOIC-16-300mil. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VCC1 power_in Side-1 power supply. Operating range 2.25 V to 5.5 V. Bypass to GND1 with a 0.1 µF ceramic capacitor placed close to the pin.
2 GND1 power_in Side-1 ground reference for VCC1. Tied internally to pin 8.
3 INA input Logic input, channel A (side 1). CMOS/LVCMOS-compatible digital input; drives OUTA on side 2 across the SiO2 isolation barrier.
4 INB input Logic input, channel B (side 1). Drives OUTB on side 2.
5 INC input Logic input, channel C (side 1). Drives OUTC on side 2.
6 IND input Logic input, channel D (side 1). Drives OUTD on side 2.
7 NC unconnected No internal connection on ISO7740. Leave floating or tie to GND1 for best layout.
8 GND1 power_in Side-1 ground reference for VCC1. Second GND1 pin; tie to pin 2.
9 GND2 power_in Side-2 ground reference for VCC2. Tied internally to pin 15.
10 EN2 input Side-2 output enable. High or floating enables side-2 outputs (OUTA-OUTD); low forces the side-2 output pins to a high-impedance state. Internally pulled high.
11 OUTD output Logic output, channel D (side 2). CMOS/LVCMOS push-pull output; follows IND. Defaults high (fail-safe) on loss of VCC1 or input signal.
12 OUTC output Logic output, channel C (side 2). Follows INC; default-high on loss of input power.
13 OUTB output Logic output, channel B (side 2). Follows INB; default-high on loss of input power.
14 OUTA output Logic output, channel A (side 2). Follows INA; default-high on loss of input power.
15 GND2 power_in Side-2 ground reference for VCC2. Second GND2 pin; tie to pin 9.
16 VCC2 power_in Side-2 power supply. Operating range 2.25 V to 5.5 V. Bypass to GND2 with a 0.1 µF ceramic capacitor placed close to the pin.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-16-300mil
Category Signal Isolation Devices
Pins 16

Ordering variants

Same part, different packaging or reel option.

  • ISO7740DWR
  • ISO7740DWRDBQ
  • ISO7740DWRDBQR

CAD (KiCad official)

  • Symbol: ISO7740DWR
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16-300mil (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (51 pp, sha256 d6ac6b90609c88c4, retrieved 2026-08-17, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF