Symbol & Footprint

Schematic Symbol

Open full view ↗

PCB Footprint

Open full view ↗
Contents

README

markdown

IP2183_D

INJOINIC · USB Converters · SOP-8

IP2183_D from INJOINIC, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 CSN input Current-sense negative input. Connect across the 10 mOhm (1%) sense resistor between the chip GND side and the USB connector GND.
2 CSP input Current-sense positive input. Connect to the USB-connector side of the 10 mOhm (1%) sense resistor for output current measurement.
3 GND power_in Device ground reference.
4 FB bidirectional Feedback pin to the external power supply's FB node. Sinks/sources current (2 uA min step; e.g. 40 uA sink for 9 V, 70 uA for 12 V, 150 uA for 20 V) through a 1 kOhm series resistor to adjust the adapter output. At default 5 V, FB is idle (no source/sink).
5 DM bidirectional USB D- data line. Used for BC1.2 / QC / FCP / SCP / AFC / PE+ / Apple / Samsung handshake and protocol detection. Rated -0.3 V to 15 V; includes over-voltage and weak short-to-ground protection.
6 DP bidirectional USB D+ data line. Used for BC1.2 / QC / FCP / SCP / AFC / PE+ / Apple / Samsung handshake and protocol detection. Rated -0.3 V to 15 V; includes over-voltage and weak short-to-ground protection.
7 SEL input Maximum-request-voltage select. Three-level input: HIGH (VSELH >= 2.5 V, typically via 100 kOhm pull-up to VIN), FLOAT, or GND. On IP2183_D (standard) the max is 12 V regardless of SEL; on IP2183_D_SEL: HIGH = 5 V, FLOAT = 12 V, GND = 20 V.
8 VIN power_in Power supply input, 3 V to 25 V operating range (abs-max 30 V). Decouple with a 1 uF capacitor to GND. UVLO falling edge ~2.5-2.9 V; quiescent current ~1 mA at 5 V, 1.6 mA at 20 V.

Key specifications

Parameter Value
Manufacturer INJOINIC
Package SOP-8
Category Interface
Pins 8

Ordering variants

Same part, different packaging or reel option.

  • IP2183_D
  • IP2183_D_SEL

CAD (KiCad official)

  • Symbol: IP2183_D
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
ip2183-d.step 122 KB You want the bare part, or you mark your own boards.
ip2183-d-etched.step 1.8 MB You want the part with IP2183_D already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 437 faces against 147 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: INJOINIC datasheet (10 pp, sha256 570ea3b1685985d8, retrieved 2026-08-17, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF