component
I91260RI
Public Unreviewedby Ray
Nuvoton Tech Microcontrollers (MCU/MPU/SOC), LQFP-64(7x7). Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads when scrolled away or the tab is hidden.
PCB Footprint
Open full view ↗Loads on click. Unloads when scrolled away or the tab is hidden.
Datasheet
Open in new tab ↗Loads on click. Unloads when scrolled away or the tab is hidden.
README
markdownI91260RI
Nuvoton Tech · Microcontrollers (MCU/MPU/SOC) · LQFP-64(7x7)
I91260RI from Nuvoton Tech, in a LQFP-64(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | NC | unconnected | No connect. |
| 2 | NC | unconnected | No connect. |
| 3 | NC | unconnected | No connect. |
| 4 | VCCA | power_in | Analog power supply (1.8-5.5 V). |
| 5 | VCCLDO | power_in | Power supply for on-chip LDO. Should be tied to VCCD. |
| 6 | VLDOx | power_out | LDO regulator output (1.5-3.3 V, 30 mA). Requires 1 µF decoupling cap when used; otherwise tie to VCCD. |
| 7 | PA.0/SPI0_MISO1/SPI0_SSB1/I2S0_FS | bidirectional | Port A bit 0. Alt1: SPI0 2nd MISO; Alt2: SPI0 SSB1; Alt3: I2S0 Frame Sync. |
| 8 | PA.1/SPI0_MOSI0/I2S0_BCLK | bidirectional | Port A bit 1. Alt1: SPI0 MOSI0; Alt3: I2S0 bit clock. |
| 9 | PA.2/SPI0_SCLK0/DMIC_DAT/I2S0_SDI | bidirectional | Port A bit 2. Alt1: SPI0 SCLK0; Alt2: digital-mic data; Alt3: I2S0 serial data in. |
| 10 | PA.3/SPI0_SSB0/SARADC_TRIG/I2S0_SDO | bidirectional | Port A bit 3. Alt1: SPI0 SSB0; Alt2: SARADC external trigger; Alt3: I2S0 serial data out. |
| 11 | PA.4/SPI0_MISO0/UART0_TX/SPI1_MOSI | bidirectional | Port A bit 4. Alt1: SPI0 MISO0; Alt2: UART0 TX; Alt3: SPI1 MOSI. |
| 12 | PA.5/SPI0_MOSI1/UART0_RX/SPI1_SCLK | bidirectional | Port A bit 5. Alt1: SPI0 MOSI1; Alt2: UART0 RX; Alt3: SPI1 SCLK. |
| 13 | PA.6/UART0_TX/I2C0_SDA/SPI1_SSB | bidirectional | Port A bit 6. Alt1: UART0 TX; Alt2: I2C0 SDA; Alt3: SPI1 SSB. |
| 14 | PA.7/UART0_RX/I2C0_SCL/SPI1_MISO | bidirectional | Port A bit 7. Alt1: UART0 RX; Alt2: I2C0 SCL; Alt3: SPI1 MISO. |
| 15 | VSSD | power_in | Digital ground. |
| 16 | NC | unconnected | No connect. |
| 17 | NC | unconnected | No connect. |
| 18 | NC | unconnected | No connect. |
| 19 | VCCSPK | power_in | Power supply for Class-D PWM speaker driver. Tie to VCC for G series. |
| 20 | SPKP | output | Positive Class-D speaker driver output (drives 0.5 W into 8 Ω). Not supported on G series. |
| 21 | VSSSPK | power_in | Ground for PWM speaker driver. Tie to VSS for G series. |
| 22 | VSSSPK | power_in | Ground for PWM speaker driver. Tie to VSS for G series. |
| 23 | SPKN | output | Negative Class-D speaker driver output. Not supported on G series. |
| 24 | VCCSPK | power_in | Power supply for Class-D PWM speaker driver. Tie to VCC for G series. |
| 25 | NC | unconnected | No connect. |
| 26 | PA.8/I2C0_SDA/UART1_TX/UART0_RTS | bidirectional | Port A bit 8. Alt1: I2C0 SDA; Alt2: UART1 TX; Alt3: UART0 RTS. |
| 27 | PA.9/I2C0_SCL/UART1_RX/UART0_CTS | bidirectional | Port A bit 9. Alt1: I2C0 SCL; Alt2: UART1 RX; Alt3: UART0 CTS. |
| 28 | PA.12/PWM0CH2/XI12M/I2C0_SCL | bidirectional | Port A bit 12. Alt1: PWM0 CH2 output; Alt2: 12 MHz crystal input (max 1.8 V); Alt3: I2C0 SCL. |
| 29 | PA.13/PWM0CH3/XO12M/I2C0_SCL | bidirectional | Port A bit 13. Alt1: PWM0 CH3 output; Alt2: 12 MHz crystal output; Alt3: I2C0 SCL. |
| 30 | PA.14/UART1_TX/DMIC_CLK/XI32K | bidirectional | Port A bit 14. Alt1: UART1 TX; Alt2: digital-mic clock; Alt3: 32.768 kHz crystal input (max 1.8 V). |
| 31 | PA.15/UART1_RX/MCLK/XO32K | bidirectional | Port A bit 15. Alt1: UART1 RX; Alt2: master clock output for external device; Alt3: 32.768 kHz crystal output. |
| 32 | NC | unconnected | No connect. |
| 33 | NC | unconnected | No connect. |
| 34 | ICE_DAT | bidirectional | Serial Wire Debug data pin. Has internal weak pull-up. |
| 35 | ICE_CLK | output | Serial Wire Debug clock pin. Has internal weak pull-up. |
| 36 | RESETN | input | External reset input, active-low. Pull low to reset device. Has internal weak pull-up. |
| 37 | PA.10/PWM0CH0/TM0/DPWM_P | bidirectional | Port A bit 10. Alt1: PWM0 CH0; Alt2: Timer0 external input; Alt3: audio DPWM positive output. |
| 38 | PA.11/PWM0CH1/TM1/DPWM_N | bidirectional | Port A bit 11. Alt1: PWM0 CH1; Alt2: Timer1 external input; Alt3: audio DPWM negative output. |
| 39 | VREG | power_out | Logic regulator output decoupling pin. Requires 1 µF cap to VSSD. Silkscreen: VDDL/VREG. |
| 40 | NC | unconnected | No connect. |
| 41 | VCCD | power_in | Main digital supply. Supplies all IO except analog and speaker driver. Silkscreen: VCC. |
| 42 | PB.0/SPI1_MOSI/CS0/A0P | bidirectional | Port B bit 0, analog capable. Triggers EINT0/IRQ2. Alt1: SPI1 MOSI; AI: touch-scan channel 0; AI: OpAmp0 positive input. |
| 43 | PB.1/SPI1_SCLK/CS1/A0N | bidirectional | Port B bit 1, analog capable. Triggers EINT1/IRQ3. Alt1: SPI1 SCLK; AI: touch-scan channel 1; AI: OpAmp0 negative input. |
| 44 | PB.2/SPI1_SSB/CS2/A0E/SAR11 | bidirectional | Port B bit 2, analog capable. Alt1: SPI1 SSB; AI: touch-scan 2; AO: OpAmp0 output; AI: SARADC channel 11. |
| 45 | PB.3/SPI1_MISO/CS3/A1P | bidirectional | Port B bit 3, analog capable. Alt1: SPI1 MISO; AI: touch-scan 3; AI: OpAmp1 positive input. |
| 46 | PB.4/I2S0_FS/CS4/A1N | bidirectional | Port B bit 4, analog capable. Alt1: I2S0 frame sync; AI: touch-scan 4; AO: OpAmp1 negative input (table lists AO but functionally an input). |
| 47 | PB.5/I2S0_BCLK/CS5/A1E/SAR10 | bidirectional | Port B bit 5, analog capable. Alt1: I2S0 bit clock; AI: touch-scan 5; AO: OpAmp1 output; AI: SARADC channel 10. |
| 48 | PB.6/I2S0_SDI/CS6/CNP/SAR8 | bidirectional | Port B bit 6, analog capable. Alt1: I2S0 serial data in; AI: touch-scan 6; AI: comparator 1 positive / comparator 2 negative input; AI: SARADC channel 8. |
| 49 | PB.7/I2S0_SDO/CS7/C1N/SAR9 | bidirectional | Port B bit 7, analog capable. Alt1: I2S0 serial data out; AI: touch-scan 7; AI: comparator 1 negative input; AI: SARADC channel 9. |
| 50 | PB.8/I2C0_SDA/I2S0_FS/UART1_RTS/CS8/C2P/SAR0 | bidirectional | Port B bit 8, analog capable. Alt1: I2C0 SDA; Alt2: I2S0 FS; Alt3: UART1 RTS; AI: touch-scan 8; AI: comparator 2 positive input; AI: SARADC channel 0. |
| 51 | PB.9/I2C0_SCL/I2S0_BCLK/UART1_CTS/CS9/SAR1 | bidirectional | Port B bit 9, analog capable. Alt1: I2C0 SCL; Alt2: I2S0 BCLK; Alt3: UART1 CTS; AI: touch-scan 9; AI: SARADC channel 1. |
| 52 | PB.10/CMP1/I2S0_SDI/UART1_TX/CS10/SAR2 | bidirectional | Port B bit 10, analog capable. Alt1: comparator 1 output; Alt2: I2S0 SDI; Alt3: UART1 TX; AI: touch-scan 10; AI: SARADC channel 2. |
| 53 | PB.11/CMP2/I2S0_SDO/UART1_RX/CS11/SAR3 | bidirectional | Port B bit 11, analog capable. Alt1: comparator 2 output; Alt2: I2S0 SDO; Alt3: UART1 RX; AI: touch-scan 11; AI: SARADC channel 3. |
| 54 | PB.12/SPI0_MISO0/SPI1_MOSI/DMIC_DAT/CS12/SAR4 | bidirectional | Port B bit 12, analog capable. Alt1: SPI0 MISO0; Alt2: SPI1 MOSI; Alt3: DMIC data; AI: touch-scan 12; AI: SARADC channel 4. |
| 55 | PB.13/SPI0_MOSI0/SPI1_SCLK/SARADC_TRIG/CS13/SAR5 | bidirectional | Port B bit 13, analog capable. Alt1: SPI0 MOSI0; Alt2: SPI1 SCLK; Alt3: SARADC trigger; AI: touch-scan 13; AI: SARADC channel 5. |
| 56 | PB.14/SPI0_SCLK0/SPI1_SSB/DMIC_CLK/CS14/SAR6 | bidirectional | Port B bit 14, analog capable. Alt1: SPI0 SCLK0; Alt2: SPI1 SSB; Alt3: DMIC clock; AI: touch-scan 14; AI: SARADC channel 6. |
| 57 | PB.15/SPI0_SSB0/SPI1_MISO/MCLK/CS15/SAR7 | bidirectional | Port B bit 15, analog capable. Alt1: SPI0 SSB0; Alt2: SPI1 MISO; Alt3: MCLK; AI: touch-scan 15; AI: SARADC channel 7. |
| 58 | VSSA | power_in | Analog ground. |
| 59 | VMID | output | Mid-rail reference for audio front end. Connect 4.7 µF to VSSA. |
| 60 | MICP | input | Sigma-Delta ADC positive microphone input. Not supported on G/P series. |
| 61 | VSS_SARADC | power_in | SARADC analog ground. |
| 62 | MICN | input | Sigma-Delta ADC negative microphone input. Not supported on G/P series. |
| 63 | NC | unconnected | No connect. |
| 64 | MICBIAS | output | Microphone bias output. On G/P series this pin only supplies SARADC VREF. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Nuvoton Tech |
| Package | LQFP-64(7x7) |
| Category | MCU |
| Pins | 64 |
Ordering variants
Same part, different packaging or reel option.
I91260RI
CAD (KiCad official)
- Symbol:
I91260RI - Footprint:
Package_QFP:LQFP-64_7x7mm_P0.4mm - 3D model: LQFP-64(7x7) (KiCad packages3D, STEP)
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Nuvoton Tech datasheet (34 pp, sha256
fd96d86422a54b66, retrieved 2026-08-17, tier: lcsc) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).