component
hx24lc128bdrg
Public Unreviewedby Ray
HANSCHIP semiconductor EEPROM, SOP-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
README
markdownHX24LC128BDRG
HANSCHIP semiconductor · EEPROM · SOP-8
HX24LC128BDRG from HANSCHIP semiconductor, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | A0 | input | Device address input bit 0. Hardwire to VCC or GND to set one of the LSBs of the I2C slave address, allowing up to 4 (with A1) devices on the same bus. Internally biased low if left floating and board VCC-plane capacitive coupling is <3 pF; otherwise tie to GND. |
| 2 | A1 | input | Device address input bit 1. Hardwire to VCC or GND to select the device's I2C slave address. Internally biased low if left floating (with the <3 pF coupling caveat); otherwise tie to GND. |
| 3 | NC | unconnected | No connect. Leave unconnected. (Note: the block diagram references an A2 address input, but on the 8-pin package this position is documented as NC.) |
| 4 | GND | power_in | Ground reference for the device. |
| 5 | SDA | bidirectional | Serial data. Bidirectional, open-drain - requires an external pull-up resistor. Can be wire-ORed with other open-drain/open-collector devices on the two-wire bus. |
| 6 | SCL | input | Serial clock input. Positive edge clocks data into the EEPROM and negative edge clocks data out. Max 400 kHz at 1.8/2.7/3.3 V and 1 MHz at 5 V. |
| 7 | WP | input | Write protect input. Tied to GND allows normal read/write; tied to VCC inhibits all writes to the full memory array. Internally biased low if left floating (with the <3 pF coupling caveat); otherwise tie to GND. |
| 8 | VCC | power_in | Positive supply, 1.8 V to 5.5 V. ICC ≈ 0.4 mA (read) / 2.0 mA (write) at 5 V, 400 kHz; standby current ISB ≈ 3 µA at 5.5 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | HANSCHIP semiconductor |
| Package | SOP-8 |
| Category | Memory |
| Pins | 8 |
Ordering variants
HX24LC128BDRGHX24LC128BDRG4HX24LC128BDRGBPGHX24LC128BDRGBDGKRG
CAD (KiCad official)
- Symbol:
HX24LC128BDRG - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOP-8 (KiCad packages3D, STEP)
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: HANSCHIP semiconductor datasheet (None pp, sha256
55acea65f891792d, retrieved 2026-08-17, tier: lcsc) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).