ht7533s-1
Contents

README

markdown

HT7533S-1

UMW · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-23-5

HT7533S-1 from UMW, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND power_in Ground reference. Common return for input and output currents; tie directly to the system ground plane.
2 VIN power_in Unregulated input supply. Absolute maximum 30 V; a small (≥1 µF) input capacitor to GND is recommended for stability.
3 VOUT power_out Regulated 3.3 V output (±3%, up to 100 mA). Requires an output capacitor to GND for loop stability and transient response.

Key specifications

Parameter Value
Manufacturer UMW
Package SOT-23-5
Category PMIC
Pins 3

Ordering variants

  • HT7533S-1

CAD (KiCad official)

  • Symbol: HT7533S-1
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-23-5 (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: UMW datasheet (15 pp, sha256 f3b47345b626e60d, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF

Symbol & Footprint

Schematic Symbol

Open full view ↗

PCB Footprint

Open full view ↗