Symbol & Footprint

Schematic Symbol

Open full view ↗

PCB Footprint

Open full view ↗
Contents

README

markdown

HT7130-1

UMW · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-89

HT7130-1 from UMW, in a SOT-89. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND power_in Ground reference for the regulator. Common return for VIN and VOUT. Also the substrate/heat-sink tab connection on SOT-89.
2 VIN power_in Unregulated input supply. Absolute max 30 V; typical operating range ~4 V to 30 V for the 7130 variant. Bypass to GND with a 10 µF capacitor close to the pin.
3 VOUT power_out Regulated 3.0 V ±3% output (HT7130 variant), up to 100 mA. Dropout ~100 mV typical at 1 mA. Requires a 10 µF output capacitor to GND for stability.

Key specifications

Parameter Value
Manufacturer UMW
Package SOT-89
Category PMIC
Pins 3

CAD (KiCad official)

  • Symbol: HT7130-1
  • Footprint: Package_TO_SOT_SMD:SOT-89-3
  • 3D model: SOT-89 (KiCad packages3D, STEP)

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
ht7130-1.step 57 KB You want the bare part, or you mark your own boards.
ht7130-1-etched.step 909 KB You want the part with HT7130-1 already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 265 faces against 42 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: UMW datasheet (14 pp, sha256 ae108c17cf1258c8, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF