Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

HT2122ARTZ

HTCSEMI · Battery Management · SOT-23-6

HT2122ARTZ from HTCSEMI, in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OD output Discharge-control MOSFET gate drive terminal. Drives the gate of the external N-channel discharge FET. High (~VDD-0.02 V) in normal state, pulled low (~0.2 V) to open the discharge path when an overdischarge or discharge-overcurrent event is detected.
2 OC output Charge-control MOSFET gate drive terminal. Drives the gate of the external N-channel charge FET. High (~VDD-0.02 V) in normal state, pulled low (~0.2 V) to open the charge path when an overcharge or charge-overcurrent event is detected. High level is pulled up to VDD; low level is pulled down to CS.
3 CS input Current-sense / charger-detect input terminal. Senses the voltage drop across the external charge/discharge MOSFETs to detect overcurrent, load short circuit, and charger insertion. High-voltage tolerant input, absolute max rating VDD-33 V to VDD+0.3 V (33 V tolerant).
4 VC input Cell balance / intermediate tap sense terminal. Connects to the negative terminal of battery cell 1 and the positive terminal of battery cell 2, allowing per-cell voltage monitoring of the 2-series LiFePO4 pack. Typically connected via a 330 Ω series resistor and 0.1 uF decoupling capacitor.
5 VDD power_in Positive supply input; connects to the positive terminal of battery cell 1 (top of the 2S stack). VDD-VSS operating range 1.5 V to 10 V, absolute max VSS-0.3 V to VSS+10 V. Typical operating current 5 uA, max 9 uA at VDD=6.4 V.
6 GND power_in Ground / negative supply input (VSS). Connects to the negative terminal of battery cell 2 (bottom of the 2S stack). Reference for all internal detection thresholds.

Key specifications

Parameter Value
Manufacturer HTCSEMI
Package SOT-23-6
Category PMIC
Pins 6

Ordering variants

Same part, different packaging or reel option.

  • HT2122ARTZ

CAD (KiCad official)

  • Symbol: HT2122ARTZ
  • Footprint: Package_TO_SOT_SMD:SOT-23-6
  • 3D model: SOT-23-6 (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: HTCSEMI datasheet (15 pp, sha256 9442df04ff3e893e, retrieved 2026-08-17, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF