Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

HG1118M-AD50

HGSEMI · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · ESOP-8

HG1118M-AD50 from HGSEMI, in a ESOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND/ADJ1 passive Ground / adjust pin for regulator 1. Tie to GND for the fixed-voltage version, or connect to the top of the feedback divider on the adjustable version (Iadj ≈ 60 µA typ). On this -AD50 SKU, channel 1 is the adjustable channel and this pin is the ADJ input.
2 VIN1 power_in Input supply for regulator 1. Recommended VIN = 12 V, absolute max 15 V. Decouple with ≥10 µF close to the pin.
3 GND/ADJ2 passive Ground / adjust pin for regulator 2. Tie to GND for the fixed-voltage version, or connect to the top of the feedback divider on the adjustable version. On this -AD50 SKU, channel 2 is the fixed 5.0 V channel and this pin is GND.
4 VIN2 power_in Input supply for regulator 2. Recommended VIN = 12 V, absolute max 15 V. Decouple with ≥10 µF close to the pin.
5 VOUT2 power_out Regulated output of channel 2 (fixed 5.0 V on -AD50). Bond to pin 6 (same net) and load with ≥10 µF for stability; adjustable version requires ≥22 µF. Rated 1 A continuous, current limit 2.1-2.5 A.
6 VOUT2 power_out Second bond pad of channel 2 output; internally tied to pin 5. Doubled up to reduce package resistance at 1 A load.
7 VOUT1 power_out Regulated output of channel 1 (adjustable on -AD50, VREF = 1.25 V ±1.5 %). Bond to pin 8 (same net) and connect the top of the ADJ feedback divider here; requires ≥22 µF output capacitor.
8 VOUT1 power_out Second bond pad of channel 1 output; internally tied to pin 7. Doubled up to reduce package resistance at 1 A load.

Key specifications

Parameter Value
Manufacturer HGSEMI
Package ESOP-8
Category PMIC
Pins 8

Ordering variants

Same part, different packaging or reel option.

  • HG1118M-AD50/TR

CAD (KiCad official)

  • Symbol: HG1118M-AD50
  • Footprint: Package_SO:SOIC-8-1EP_3.9x4.9mm_P1.27mm_EP2.29x3mm
  • 3D model: ESOP-8 (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: HGSEMI datasheet (10 pp, sha256 b96732d7b751a79e, retrieved 2026-08-17, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF