component
HCPL-3120-C1LO
Public Unreviewedby Ray
KTP Gate Drive Optocoupler, DIP-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Symbol & Footprint
Schematic Symbol
Open full view ↗PCB Footprint
Open full view ↗Datasheet
Open in new tab ↗README
markdownHCPL-3120-C1LO
KTP · Gate Drive Optocoupler · DIP-8
HCPL-3120-C1LO from KTP, in a DIP-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | NC | unconnected | No internal connection. Leave floating or tie to a convenient node for creepage. |
| 2 | ANODE | input | Anode of the input GaAsP LED. Drive with IF(ON) = 7-16 mA to turn on the output; peak IFM = 25 mA. Typical forward voltage VF = 1.5 V. |
| 3 | CATHODE | input | Cathode of the input LED. Return path for the LED forward current; reverse input voltage VR limited to 5 V. |
| 4 | NC | unconnected | No internal connection. Provides input-to-output creepage on the input side of the DIP-8 package. |
| 5 | VSS | power_in | Negative (return) rail of the isolated output-side gate-drive supply. VDD-VSS operating range is 15 to 30 V (absolute max 0 to 30 V). Place the 0.1 uF bypass capacitor between pins 5 and 8 close to the package. |
| 6 | VO2 | output | Gate-drive output 2, internally tied to VO1 (pin 7). Both output pins are bonded together to share the 2.5 A peak sink/source current into the IGBT/MOSFET gate; connect pins 6 and 7 together at the PCB. |
| 7 | VO1 | output | Gate-drive output 1. Push-pull P-MOSFET/N-MOSFET output stage delivering IO(PEAK) up to 2.5 A (abs max 3.0 A) to drive an IGBT or power-MOSFET gate; VOH swings to within ~0.25 V of VDD at light load. |
| 8 | VDD | power_in | Positive rail of the isolated output-side gate-drive supply, 15-30 V typical (abs max 30 V). A 0.1 uF bypass capacitor between pins 5 and 8 close to the package is required. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | KTP |
| Package | DIP-8 |
| Category | Optoisolators |
| Pins | 8 |
Ordering variants
Same part, different packaging or reel option.
HCPL-3120-C1LOHCPL-3120S
CAD (KiCad official)
- Symbol:
HCPL-3120-C1LO - Footprint:
Package_DIP:DIP-8_W7.62mm - 3D model: DIP-8 (KiCad packages3D, STEP)
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: KTP datasheet (12 pp, sha256
fa13a350d814a28c, retrieved 2026-08-17, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).