component
GT74LVC1G11S6
Public Unreviewedby Ray
GTIC Gates, SOT-23-6. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Symbol & Footprint
Schematic Symbol
Open full view ↗PCB Footprint
Open full view ↗Datasheet
Open in new tab ↗Contents
README
markdownGT74LVC1G11S6
GTIC · Gates · SOT-23-6
GT74LVC1G11S6 from GTIC, in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | A | input | Data input A of the 3-input AND gate. Accepts CMOS logic levels; VIH = 0.65×VCC (at VCC=1.65-1.95 V) up to 0.7×VCC (at VCC=4.5-5.5 V). Input voltage range 0 to 5.5 V regardless of VCC (5 V tolerant). |
| 2 | GND | power_in | Ground reference (0 V). Continuous current through GND is rated at ±100 mA maximum. |
| 3 | B | input | Data input B of the 3-input AND gate. Accepts CMOS logic levels with 5.5 V tolerant input regardless of VCC. Unused inputs must be tied to VCC or GND. |
| 4 | Y | output | Data output; Y = A·B·C in positive logic. Push-pull CMOS output with drive strength of ±24 mA at VCC=3 V (up to ±32 mA at VCC=4.5 V). |
| 5 | VCC | power_in | Positive supply voltage, 1.65 V to 5.5 V recommended (absolute max 6.5 V). Quiescent current ICC ≤ 10 µA. Decouple locally with a ceramic capacitor to GND. |
| 6 | C | input | Data input C of the 3-input AND gate. 5.5 V tolerant input; input leakage ±5 µA max. Unused inputs must be tied to VCC or GND for proper operation. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | GTIC |
| Package | SOT-23-6 |
| Category | Logic |
| Pins | 6 |
Ordering variants
Same part, different packaging or reel option.
GT74LVC1G11S6GT74LVC1G11S6C6
CAD (KiCad official)
- Symbol:
GT74LVC1G11S6 - Footprint:
Package_TO_SOT_SMD:SOT-23-6 - 3D model: SOT-23-6 (KiCad packages3D, STEP)
3D model downloads
Two STEP files. Same geometry, different body top:
| File | Size | Use it when |
|---|---|---|
gt74lvc1g11s6.step |
97 KB | You want the bare part, or you mark your own boards. |
gt74lvc1g11s6-etched.step |
2.0 MB | You want the part with GT74LVC1G11S6 already on it. |
The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 499 faces against 117 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: GTIC datasheet (16 pp, sha256
8e317fcfab8e3859, retrieved 2026-08-17, tier: lcsc) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).