FT24C64A-TSR-T
Public Unreviewedby Ray
FMD Fremont Micro Devices EEPROM, SOP-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Symbol & Footprint
Schematic Symbol
Open full view ↗PCB Footprint
Open full view ↗Datasheet
Open in new tab ↗Contents
README
markdownFT24C64A-TSR-T
FMD Fremont Micro Devices · EEPROM · SOP-8
FT24C64A-TSR-T from FMD Fremont Micro Devices, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | A0 | input | Device/chip select address input bit 0. Hardwired to VIH or VIL to set one of the three lower bits of the I2C slave address (compared against bits 5-7 of the device address byte). Internally biased to VIL if left unconnected. |
| 2 | A1 | input | Device/chip select address input bit 1. Hardwired to VIH or VIL to set the I2C slave address. Internally recognized as VIL if left unconnected. |
| 3 | A2 | input | Device/chip select address input bit 2. Hardwired to VIH or VIL to set the I2C slave address. Internally recognized as VIL if left unconnected. |
| 4 | GND | power_in | Ground / device return. 0 V reference for VCC and all logic signals. |
| 5 | SDA | bidirectional | Serial data line for the two-wire (I2C-compatible) interface. Open-drain output; requires an external pull-up resistor to VCC (typ. 1.3 kΩ to 10 kΩ). Can be wire-OR'd with other open-drain devices on the same bus. |
| 6 | SCL | input | Serial clock input for the two-wire interface. Rising edge latches SDA data into the device; falling edge clocks data out. Schmitt-trigger, filtered input; requires an external pull-up to VCC. |
| 7 | WP | input | Write Protect input. Tie to GND (VIL) or leave unconnected to allow programming of the whole EEPROM array; tie to VIH/VCC to hardware-lock all write operations. Read operations are unaffected by WP. |
| 8 | VCC | power_in | Supply voltage, 1.7 V to 5.5 V. Must ramp monotonically at 0.1 V/ms to 50 V/ms during power-up. Decouple with a capacitor no smaller than 10 nF close to the pin. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | FMD Fremont Micro Devices |
| Package | SOP-8 |
| Category | Memory |
| Pins | 8 |
Ordering variants
Same part, different packaging or reel option.
FT24C64A-TSR-BFT24C64A-TSR-TFT24C64A-TSR-TTSG-BFT24C64A-TSR-TTSG-TFT24C64A-TSR-TTDR-BFT24C64A-TSR-TTDG-BFT24C64A-TSR-TTMR-BFT24C64A-TSR-TTMR-TFT24C64A-TSR-TTMG-BFT24C64A-TSR-TTMG-TFT24C64A-TSR-TTTR-BFT24C64A-TSR-TTTR-TFT24C64A-TSR-TTTG-BFT24C64A-TSR-TTTG-TFT24C64A-TSR-TTNR-TFT24C64A-TSR-TTNG-TFT24C64A-TSR-TTLR-TFT24C64A-TSR-TTLG-TFT24C64A-TSR-TTPR-TFT24C64A-TSR-TTPG-T
CAD (KiCad official)
- Symbol:
FT24C64A-TSR-T - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOP-8 (KiCad packages3D, STEP)
3D model downloads
Two STEP files. Same geometry, different body top:
| File | Size | Use it when |
|---|---|---|
ft24c64a-tsr-t.step |
122 KB | You want the bare part, or you mark your own boards. |
ft24c64a-tsr-t-etched.step |
2.2 MB | You want the part with FT24C64A-TSR-T already on it. |
The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 570 faces against 147 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: FMD Fremont Micro Devices datasheet (19 pp, sha256
bf9133cdc0303281, retrieved 2026-08-17, tier: lcsc) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).