component

FT24C64A-TLR-T

Public Unreviewed

by Ray

FMD Fremont Micro Devices EEPROM, SOT23-5. Datasheet-verified pinout, KiCad symbol/footprint/3D.

componentmemoryft24c64a-tlr-t
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

Datasheet

Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

FT24C64A-TLR-T

FMD Fremont Micro Devices · EEPROM · SOT23-5

FT24C64A-TLR-T from FMD Fremont Micro Devices, in a SOT23-5. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 A0 input Device/chip select address input bit 0. Hardwired to VIH or VIL to set the slave address; internally recognized as VIL if left unconnected.
2 A1 input Device/chip select address input bit 1. Hardwired to VIH or VIL to set the slave address; internally recognized as VIL if left unconnected.
3 A2 input Device/chip select address input bit 2. Hardwired to VIH or VIL to set the slave address; internally recognized as VIL if left unconnected.
4 GND power_in Device ground reference.
5 SDA bidirectional Serial data line. Bi-directional open-drain I/O for the 2-wire bus; requires an external pull-up to VCC (typ. pulled high per datasheet) and may be wired-OR with other open-drain devices.
6 SCL input Serial clock input. Rising edge latches data into the EEPROM; falling edge clocks data out. Supports 1000 kHz at 2.5-5.5V and 400 kHz at 1.8V.
7 WP input Write protect input. Tie to VIL (or leave unconnected) to allow programming; tie to VIH/VCC to disable all program operations. Read operations are unaffected.
8 VCC power_in Positive supply, 1.8V to 5.5V. Decouple with at least a 10nF cap; slew rate 0.05 V/us to 0.1 V/ms during power-up.

Key specifications

Parameter Value
Manufacturer FMD Fremont Micro Devices
Package SOT23-5
Category Memory
Pins 8

Ordering variants

Same part, different packaging or reel option.

  • FT24C64A-TLR-T

CAD (KiCad official)

  • Symbol: FT24C64A-TLR-T
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT23-5 (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: FMD Fremont Micro Devices datasheet (19 pp, sha256 479c1862c26e6caa, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF