component
FM25W256-GTR
Public Unreviewedby Ray
Infineon FRAM, SOIC-8-150mil. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads when scrolled away or the tab is hidden.
PCB Footprint
Open full view ↗Loads on click. Unloads when scrolled away or the tab is hidden.
Datasheet
Open in new tab ↗Loads on click. Unloads when scrolled away or the tab is hidden.
README
markdownFM25W256-GTR
Infineon · FRAM · SOIC-8-150mil
FM25W256-GTR from Infineon, in a SOIC-8-150mil. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | CS | input | Chip Select (active LOW). When HIGH the device enters low-power standby, ignores inputs, and tristates the output. When LOW, the internal SCK is activated; a falling edge on CS must precede every opcode. |
| 2 | SO | output | Serial Output (MISO). Data output pin, driven during a read and tristated at all other times including when HOLD is LOW. Data transitions on the falling edge of SCK. |
| 3 | WP | input | Write Protect (active LOW). Prevents writes to the Status Register when WPEN=1, enabling hardware write protection. Tie to VDD if not used. |
| 4 | VSS | power_in | Ground reference for the device. Must be connected to system ground. |
| 5 | SI | input | Serial Input (MOSI). All data is input on this pin, sampled on the rising edge of SCK. Must always be driven to a valid logic level to meet IDD specifications. |
| 6 | SCK | input | Serial Clock. All I/O activity is synchronized to SCK. Inputs are latched on the rising edge, outputs change on the falling edge. May run at any frequency from 0 to 20 MHz and may be interrupted at any time. |
| 7 | HOLD | input | HOLD (active LOW). Suspends the current memory operation while asserted so the host CPU can service another task. Transitions must occur while SCK is LOW. Tie to VDD if not used. |
| 8 | VDD | power_in | Power supply input, 2.7 V to 5.5 V. Typical standby current 15 uA; active current 250 uA at 1 MHz. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Infineon |
| Package | SOIC-8-150mil |
| Category | Memory |
| Pins | 8 |
Ordering variants
Same part, different packaging or reel option.
FM25W256-GTRGFM25W256-GTR
CAD (KiCad official)
- Symbol:
FM25W256-GTR - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8-150mil (KiCad packages3D, STEP)
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Infineon datasheet (20 pp, sha256
e0456be117be9ad1, retrieved 2026-08-17, tier: lcsc) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).