component
EUP3482ADIR1
Public Unreviewedby Ray
Eutech Microelectronics DC-DC Converters, SOP-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads when scrolled away or the tab is hidden.
PCB Footprint
Open full view ↗Loads on click. Unloads when scrolled away or the tab is hidden.
Datasheet
Open in new tab ↗Loads on click. Unloads when scrolled away or the tab is hidden.
README
markdownEUP3482ADIR1
Eutech Microelectronics · DC-DC Converters · SOP-8
EUP3482ADIR1 from Eutech Microelectronics, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | IN | power_in | Input supply pin. Operating range 4.5V to 30V (35V surge tolerant). Bypass locally to GND with a low-ESR ceramic capacitor (10µF in the typical application). |
| 2 | EN | input | Enable input. Logic high enables the regulator; logic low places the part in shutdown (draws ~1µA from IN). Can be tied to IN through a resistor divider to program input UVLO. |
| 3 | SS | input | Programmable soft-start pin. An external capacitor to GND (0.1µF typical, optional) sets the soft-start ramp time to limit inrush current and output overshoot at startup. |
| 4 | GND | power_in | Device ground. Provide a low-impedance return to the input and output capacitors. |
| 5 | COMP | output | Error-amplifier output / loop compensation node. Connect an external R-C (typ. 2.2kΩ + 3.3nF) to GND to compensate the current-mode control loop. |
| 6 | FB | input | Feedback input to the error amplifier. Internal reference ~0.923V; set output voltage with a resistor divider from VOUT to FB to GND (e.g. 26.1kΩ/10kΩ for 3.3V, 44.2kΩ/10kΩ for 5V). |
| 7 | SW | output | Switch node - the source of the internal high-side DMOS and drain of the internal low-side DMOS. Connect the external inductor (10µH typical) from SW to the output. |
| 8 | BS | passive | Bootstrap pin for the high-side gate drive. Connect a ceramic capacitor (10nF typical) from BS to SW; this capacitor is charged each cycle to provide the floating gate-drive supply for the internal high-side switch. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Eutech Microelectronics |
| Package | SOP-8 |
| Category | PMIC |
| Pins | 8 |
Ordering variants
Same part, different packaging or reel option.
EUP3482ADIR1
CAD (KiCad official)
- Symbol:
EUP3482ADIR1 - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOP-8 (KiCad packages3D, STEP)
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Eutech Microelectronics datasheet (1 pp, sha256
bafe68605d55f7a3, retrieved 2026-08-17, tier: lcsc) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).