EA8103T5R
Public Unreviewedby Ray
Everanalog IC design DC-DC Converters, SOT-23-5. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Symbol & Footprint
Schematic Symbol
Open full view ↗PCB Footprint
Open full view ↗Datasheet
Open in new tab ↗Contents
README
markdownEA8103T5R
Everanalog IC design · DC-DC Converters · SOT-23-5
EA8103T5R from Everanalog IC design, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | RUN | input | Enable / on-off control input. Drive above 1.5V to turn the converter on, drive below 0.4V to turn it off. Absolute maximum input voltage is -0.3V to +7V. Must not be left floating. |
| 2 | GND | power_in | Device ground return. Connect to the system ground plane; also serves as the low-side reference for the input and output capacitors and the feedback divider. |
| 3 | SWITCH | output | Power switching node output between the internal high-side PMOS and low-side NMOS. Connect to the output inductor (typ. 1uH to 4.7uH). Absolute maximum swing is -0.3V to (VPWR+0.3V); this is a high-current, high dv/dt noise node so keep traces short and wide. |
| 4 | PWR | power_in | Power input supply pin, 2.6V to 6V (absolute maximum +7V, OVP threshold ~7V). Bypass with a 10uF X5R/X7R MLCC placed as close to the pin as possible; provides current to the internal high-side PMOS (RDS(ON) ~200mΩ, current limit 1.8-2.4A). |
| 5 | FBK | input | Feedback input to the internal error amplifier. Connect a resistor divider from VOUT to FBK to GND to set the output voltage; regulated to VREF = 1.13V (1.107V-1.153V). Leakage current is +/-1uA max. Absolute maximum is -0.3V to +7V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Everanalog IC design |
| Package | SOT-23-5 |
| Category | PMIC |
| Pins | 5 |
Ordering variants
Same part, different packaging or reel option.
EA8103T5R
CAD (KiCad official)
- Symbol:
EA8103T5R - Footprint:
Package_TO_SOT_SMD:SOT-23-5 - 3D model: SOT-23-5 (KiCad packages3D, STEP)
3D model downloads
Two STEP files. Same geometry, different body top:
| File | Size | Use it when |
|---|---|---|
ea8103t5r.step |
85 KB | You want the bare part, or you mark your own boards. |
ea8103t5r-etched.step |
1.9 MB | You want the part with EA8103T5R already on it. |
The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 459 faces against 102 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Everanalog IC design datasheet (8 pp, sha256
a91baf5d66011f05, retrieved 2026-08-17, tier: lcsc) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).