component

DMC3025LSD-VB

Public Unreviewed

by Ray

VBsemi Elec MOSFETs, SO-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.

componenttransistors-thyristorsdmc3025lsd-vb
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

Datasheet

Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

DMC3025LSD-VB

VBsemi Elec · MOSFETs · SO-8

DMC3025LSD-VB from VBsemi Elec, in a SO-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S1 passive Source of N-channel MOSFET (Q1). Continuous drain current up to 8 A at TC = 25 °C; body-diode forward voltage ~0.81 V at IS = 5.4 A.
2 G1 input Gate of N-channel MOSFET (Q1). VGS(th) typ. 1.0-2.0 V; VGS absolute maximum ±20 V. Drive with 4.5 V / 8 V / 10 V per RDS(on) spec.
3 S2 passive Source of P-channel MOSFET (Q2). Continuous drain current up to -8 A at TC = 25 °C; body-diode forward voltage ~-0.77 V at IS = -2 A.
4 G2 input Gate of P-channel MOSFET (Q2). VGS(th) typ. -1.0 to -2.0 V; VGS absolute maximum ±20 V. Drive with -4.5 V / -8 V / -10 V per RDS(on) spec.
5 D2 passive Drain of P-channel MOSFET (Q2). VDS absolute maximum -30 V. Ganged with pin 6 internally to lower on-resistance and improve thermal performance.
6 D2 passive Drain of P-channel MOSFET (Q2). VDS absolute maximum -30 V. Ganged with pin 5 internally to lower on-resistance and improve thermal performance.
7 D1 passive Drain of N-channel MOSFET (Q1). VDS absolute maximum 30 V. Ganged with pin 8 internally to lower on-resistance and improve thermal performance.
8 D1 passive Drain of N-channel MOSFET (Q1). VDS absolute maximum 30 V. Ganged with pin 7 internally to lower on-resistance and improve thermal performance.

Key specifications

Parameter Value
Manufacturer VBsemi Elec
Package SO-8
Category Transistors/Thyristors
Pins 8

Ordering variants

Same part, different packaging or reel option.

  • DMC3025LSD-VB

CAD (KiCad official)

  • Symbol: DMC3025LSD-VB
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SO-8 (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: VBsemi Elec datasheet (None pp, sha256 4873783440de19fc, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF