component

DAC7750IRHAT

Public Unreviewed

by Ray

Texas Instruments Digital To Analog Converters (DAC), VQFN-40-EP(6x6). Datasheet-verified pinout, KiCad symbol/footprint/3D.

componentdata acquisitiondac7750irhat
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

Datasheet

Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

DAC7750IRHAT

Texas Instruments · Digital To Analog Converters (DAC) · VQFN-40-EP(6x6)

DAC7750IRHAT from Texas Instruments, in a VQFN-40-EP(6x6). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 NC unconnected No connection.
2 ALARM output Alarm pin. Open-drain digital output requiring an external pull-up (~10 kΩ). Goes low (active) on ALARM conditions (open circuit, over-temperature, watchdog timeout, etc.).
3 GND power_in Digital ground reference for the device.
4 GND power_in Digital ground reference for the device.
5 CLR input Clear input. Active-high digital input; a logic high forces the part into the CLEAR state (drives IOUT to the pre-programmed clear condition).
6 LATCH input Load-DAC latch input. A rising edge transfers the 24-bit input shift register data into the DAC data and control registers and updates the output.
7 SCLK input SPI serial clock input, up to 30 MHz. Schmitt-trigger logic input.
8 DIN input SPI serial data input (MOSI). Data are clocked into the 24-bit input shift register on the rising edge of SCLK. Schmitt-trigger logic input.
9 SDO output SPI serial data output (MISO). Data are valid on the rising edge of SCLK.
10 NC unconnected No connection.
11 NC unconnected No connection.
12 GND power_in Analog ground reference for the device.
13 GND power_in Analog ground reference for the device.
14 GND power_in Analog ground reference for the device.
15 GND power_in Analog ground reference for the device.
16 ISET-R passive External precision RSET resistor connection (~15 kΩ) that sets the output-current full-scale reference for the current mirror.
17 REFOUT output Internal 5 V reference output (10 ppm/°C). Tie to REFIN when using the internal reference; max sourced current 10 mA.
18 REFIN input Reference input for the DAC (nominal 4.95 V-5.05 V). Connect to REFOUT for internal-reference operation, or drive externally.
19 NC unconnected No connection.
20 NC unconnected No connection.
21 NC unconnected No connection.
22 NC unconnected No connection.
23 DVDD-EN input Internal digital-supply enable. Tie to GND to disable the internal DVDD LDO and drive DVDD externally; leave floating to enable the internal 4.6 V supply that then appears on DVDD.
24 HART-IN input HART modulation input; injects an external HART FSK signal onto the current output.
25 R3-SENSE output Output-current monitor pin. The voltage between R3-SENSE and BOOST is directly proportional to IOUT (internal sense resistor).
26 IOUT output Programmable current output pin (0-20 mA, 4-20 mA, or 0-24 mA). Loop compliance voltage is AVDD − 2 V at 24 mA.
27 BOOST output External-transistor connection (optional). Reduces on-chip power dissipation by offloading the output pass device.
28 CAP1 passive Output filtering capacitor connection (optional).
29 CAP2 passive Output filtering capacitor connection (optional).
30 NC unconnected No connection.
31 NC unconnected No connection.
32 NC unconnected No connection.
33 NC unconnected No connection.
34 NC unconnected No connection.
35 NC unconnected No connection.
36 AVDD power_in Positive analog supply, 10 V to 36 V.
37 GND power_in Analog ground reference for the device.
38 NC unconnected No connection.
39 DVDD power_in Digital supply, 2.7 V to 5.5 V. Acts as an input when the internal DVDD LDO is disabled (DVDD-EN tied to GND), otherwise sources the internal 4.6 V rail as an output.
40 NC unconnected No connection.
41 PAD power_in Thermal pad, internally connected to GND. Solder to a copper plane for thermal performance; may be tied to GND or left electrically floating provided the GND pins are connected.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VQFN-40-EP(6x6)
Category Data Acquisition
Pins 41

Ordering variants

Same part, different packaging or reel option.

  • DAC7750IRHAT
  • DAC7750IRHAR
  • DAC7750IRHATIPWP
  • DAC7750IRHATIPWPR

CAD (KiCad official)

  • Symbol: DAC7750IRHAT
  • Footprint: Package_DFN_QFN:QFN-40-1EP_6x6mm_P0.5mm_EP4.6x4.6mm
  • 3D model: VQFN-40-EP(6x6) (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (None pp, sha256 2f63242163158dd1, retrieved 2026-08-17, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF