Symbol & Footprint

Schematic Symbol

Open full view ↗

PCB Footprint

Open full view ↗
Contents

README

markdown

CN3063

ShangHai Consonance Elec · Battery Management · SOIC-8-EP

CN3063 from ShangHai Consonance Elec, in a SOIC-8-EP. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 TEMP input Temperature Sense Input. Connect to NTC thermistor output in the battery pack. When TEMP voltage falls below 46% of VIN (or rises above) for more than 0.15 s, charging is suspended. Threshold typ. 46% of VIN; input current <=0.5 uA. Ground to disable temperature sensing.
2 ISET passive Constant Charge Current Setting and Charge Current Monitor Pin. Charge current is programmed by a resistor RISET from ISET to GND: ICH = (VISET/RISET) x 900. Regulated to 0.2 V in precharge mode and 2.0 V in constant-current mode.
3 GND power_in Ground terminal.
4 VIN power_in Positive Input Supply Voltage. Operating range 4.4 V to 6 V (abs max 6.5 V). When VIN drops to within 40 mV of VBAT the device enters low-power sleep mode, reducing BAT drain to <3 uA. UVLO threshold typ. 3.7 V (falling) with 0.1 V hysteresis.
5 BAT power_out Battery Connection Pin. Connect to positive terminal of Li-ion/Li-Polymer cell. Provides regulated 4.2 V (typ) charge output up to 600 mA. Draws <3 uA in chip-disable or sleep mode. Requires ~4.7 uF decoupling to GND.
6 DONE output Open-Drain Charge Termination Status Output (active-low, /DONE). Pulled low by internal switch when charge cycle terminates; otherwise high-impedance. Sink capability 10 mA; leakage <=1 uA at VDONE=6 V.
7 CHRG output Open-Drain Charge Status Output (active-low, /CHRG). Pulled low by internal switch while battery is being charged; high-impedance otherwise. Sink capability 10 mA; leakage <=1 uA at VCHRG=6 V.
8 FB input Battery Voltage Kelvin Sense Input. Kelvin-senses battery voltage at the cell; regulation voltage in constant-voltage mode can be adjusted above 4.2 V by connecting an external resistor Rx between FB and BAT (Vbat = 4.2 + 3.04e-6 x Rx).

Key specifications

Parameter Value
Manufacturer ShangHai Consonance Elec
Package SOIC-8-EP
Category PMIC
Pins 8

CAD (KiCad official)

  • Symbol: CN3063
  • Footprint: Package_SO:SOIC-8-1EP_3.9x4.9mm_P1.27mm_EP2.29x3mm
  • 3D model: SOIC-8-EP (KiCad packages3D, STEP)

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
cn3063.step 125 KB You want the bare part, or you mark your own boards.
cn3063-etched.step 1.8 MB You want the part with CN3063 already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 429 faces against 152 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: ShangHai Consonance Elec datasheet (11 pp, sha256 b8294326378bb2f6, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF