component

CD4024BM96

Public Unreviewed

by Ray

Texas Instruments Counters, Dividers, SOIC-14. Datasheet-verified pinout, KiCad symbol/footprint/3D.

componentlogiccd4024bm96
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

Datasheet

Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

CD4024BM96

Texas Instruments · Counters, Dividers · SOIC-14

CD4024BM96 from Texas Instruments, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 φ input Input pulse (clock). Counter advances one count on the negative (falling) transition of each input pulse. Schmitt-trigger input permits unlimited rise/fall times.
2 RESET input Active-high asynchronous common reset. A high level on RESET clears all seven counter stages (Q1-Q7) to zero.
3 Q7 output Buffered output of the 7th (final) counter stage. Divides the input clock by 128.
4 Q6 output Buffered output of the 6th counter stage. Divides the input clock by 64.
5 Q5 output Buffered output of the 5th counter stage. Divides the input clock by 32.
6 Q4 output Buffered output of the 4th counter stage. Divides the input clock by 16.
7 VSS power_in Negative supply / ground reference. Typically tied to 0 V.
8 NC unconnected No internal connection. Marked NC in the CD4024B terminal-assignment diagram (NC = 8, 10, 13).
9 Q3 output Buffered output of the 3rd counter stage. Divides the input clock by 8.
10 NC unconnected No internal connection. Marked NC in the CD4024B terminal-assignment diagram (NC = 8, 10, 13).
11 Q2 output Buffered output of the 2nd counter stage. Divides the input clock by 4.
12 Q1 output Buffered output of the 1st counter stage. Divides the input clock by 2.
13 NC unconnected No internal connection. Marked NC in the CD4024B terminal-assignment diagram (NC = 8, 10, 13).
14 VDD power_in Positive supply. Rated 3 V to 18 V (absolute max -0.5 V to +20 V). B-series parametrics specified at 5 V, 10 V, and 15 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-14
Category Logic
Pins 14

Ordering variants

Same part, different packaging or reel option.

  • CD4024BM96
  • CD4024BM96M
  • CD4024BM96MT
  • CD4024BM96E
  • CD4024BM96F
  • CD4024BM96F3A
  • CD4024BM96NSR
  • CD4024BM96PW
  • CD4024BM96PWR

CAD (KiCad official)

  • Symbol: CD4024BM96
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (30 pp, sha256 6c727e4dd1c8af65, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF