component

CD4013

Public Unreviewed

by Ray

Slkor SLKORMICRO Elec Flip Flops, SOP-14. Datasheet-verified pinout, KiCad symbol/footprint/3D.

componentlogiccd4013
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

Datasheet

Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

CD4013

Slkor SLKORMICRO Elec · Flip Flops · SOP-14

CD4013 from Slkor SLKORMICRO Elec, in a SOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1Q output Flip-flop 1 non-inverting logic output. CMOS push-pull output; drives typ. 1 mA at VDD=5 V.
2 1Q_N output Flip-flop 1 inverting logic output (complement of 1Q). CMOS push-pull output.
3 1CP input Flip-flop 1 clock input. Low-to-high (rising) edge triggers data transfer from 1D to 1Q. Max fCL 7 MHz @ VDD=5 V typ.
4 1CD input Flip-flop 1 asynchronous reset (clear) input, active-high. Independent of clock; forces 1Q low, 1Q_N high.
5 1D input Flip-flop 1 data input. Logic level sampled on the rising edge of 1CP is transferred to 1Q.
6 1SD input Flip-flop 1 asynchronous set input, active-high. Independent of clock; forces 1Q high, 1Q_N low.
7 VSS power_in Negative supply / system ground (0 V).
8 2SD input Flip-flop 2 asynchronous set input, active-high. Independent of clock; forces 2Q high, 2Q_N low.
9 2D input Flip-flop 2 data input. Logic level sampled on the rising edge of 2CP is transferred to 2Q.
10 2CD input Flip-flop 2 asynchronous reset (clear) input, active-high. Independent of clock; forces 2Q low, 2Q_N high.
11 2CP input Flip-flop 2 clock input. Low-to-high (rising) edge triggers data transfer from 2D to 2Q.
12 2Q_N output Flip-flop 2 inverting logic output (complement of 2Q). CMOS push-pull output.
13 2Q output Flip-flop 2 non-inverting logic output. CMOS push-pull output.
14 VDD power_in Positive supply. Recommended operating range 3 V to 15 V; absolute maximum 15 V (from GND=VSS).

Key specifications

Parameter Value
Manufacturer Slkor SLKORMICRO Elec
Package SOP-14
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: CD4013
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOP-14 (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Slkor SLKORMICRO Elec datasheet (9 pp, sha256 9bd65c1dda7162f1, retrieved 2026-08-17, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF