Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

BD90640EFJ-CE2

ROHM · DC-DC Converters · ESOP-8

BD90640EFJ-CE2 from ROHM, in a ESOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 RT passive Switching frequency setting resistor connection. Connect resistor R_RT (22 kΩ-330 kΩ) from RT to GND to set f_SW between 50 kHz and 600 kHz (≈27 kΩ → 500 kHz). Internal reference on RT is ≈0.8 V.
2 SW power_out Switching output. Drain of the integrated P-ch Power MOSFET (R_ON 0.16 Ω typ). Connect to the external inductor / catch diode node. Rated 4 A max output switch current for BD90640; withstands the full V_IN swing.
3 EN/SYNC input Enable / external clock synchronization input. IC is enabled when V_EN/SYNC > 2.6 V (typ threshold 1.9 V) and shut down when < 0.8 V. Also accepts an external clock to synchronize the internal oscillator within ±20 % of the RT-programmed frequency. Absolute max V_EN/SYNC ≤ V_IN.
4 GND power_in Ground reference for the IC. The HTSOP-J8 exposed thermal pad (backside) is also tied to GND and must be soldered to the PCB ground copper for thermal dissipation (P_D = 3.10 W on recommended board).
5 VC output Error amplifier output / loop compensation node. Connect external R-C phase-compensation network from VC to GND. Internal source/sink currents ±54 µA typ; g_m ≈ 270 µA/V. Absolute max 7 V.
6 VIN power_in Power supply input to the control circuitry. Operating range 3.5 V to 36 V (initial startup > 3.9 V), absolute max 42 V. Must be shorted to PVIN (pin 7) externally per Note 1.
7 PVIN power_in Power stage supply input feeding the source of the integrated P-ch Power MOSFET. Must be tied to VIN (pin 6) externally. Bypass with a low-ESR ceramic capacitor (≥2.4 µF effective) close to the pin.
8 FB input Output voltage feedback input to the error amplifier. Regulated to V_REF = 0.800 V (±2 % over −40 °C to +125 °C). Set output voltage with a resistor divider from V_O to FB to GND. Input bias current ±1 µA max; absolute max 7 V.

Key specifications

Parameter Value
Manufacturer ROHM
Package ESOP-8
Category PMIC
Pins 8

Ordering variants

Same part, different packaging or reel option.

  • BD90640EFJ-CE2
  • BD90620EFJ-CE2
  • BD90610EFJ-CE2
  • BD90640HFP-C
  • BD90620HFP-C

CAD (KiCad official)

  • Symbol: BD90640EFJ-CE2
  • Footprint: Package_SO:SOIC-8-1EP_3.9x4.9mm_P1.27mm_EP2.29x3mm
  • 3D model: ESOP-8 (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: ROHM datasheet (43 pp, sha256 94ffa542eb12f492, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF