Contents

README

markdown

ATTINY88-AU

Microchip · Microcontrollers (MCU/MPU/SOC) · TQFP-32(7x7)

ATTINY88-AU from Microchip, in a TQFP-32(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 PD3 bidirectional Port D bit 3, general-purpose I/O with internal pull-up. Alt: PCINT19 (pin-change interrupt), INT1 (external interrupt 1).
2 PD4 bidirectional Port D bit 4, general-purpose I/O with internal pull-up. Alt: PCINT20, T0 (Timer/Counter0 external clock input).
3 PA2 bidirectional Port A bit 2, general-purpose I/O with internal pull-up (32-lead packages only). Alt: PCINT26.
4 VCC power_in Digital supply voltage, 1.8-5.5 V. Bypass with local decoupling capacitor to GND.
5 GND power_in Digital ground return.
6 PA3 bidirectional Port A bit 3, general-purpose I/O with internal pull-up (32-lead packages only). Alt: PCINT27.
7 PB6/CLKI bidirectional Port B bit 6, general-purpose I/O with internal pull-up. Alt: PCINT6, CLKI (external clock / crystal oscillator input, depending on CKSEL fuse).
8 PB7 bidirectional Port B bit 7, general-purpose I/O with internal pull-up. Alt: PCINT7. In external crystal mode this pin pairs with PB6 as XTAL2 (oscillator output).
9 PD5 bidirectional Port D bit 5, general-purpose I/O with internal pull-up. Alt: PCINT21, T1 (Timer/Counter1 external clock input).
10 PD6 bidirectional Port D bit 6, general-purpose I/O with internal pull-up. Alt: PCINT22, AIN0 (analog comparator positive input).
11 PD7 bidirectional Port D bit 7, general-purpose I/O with internal pull-up. Alt: PCINT23, AIN1 (analog comparator negative input).
12 PB0 bidirectional Port B bit 0, general-purpose I/O with internal pull-up. Alt: PCINT0, CLKO (system clock output when CKOUT fuse programmed), ICP1 (Timer/Counter1 input capture).
13 PB1 bidirectional Port B bit 1, general-purpose I/O with internal pull-up. Alt: PCINT1, OC1A (Timer/Counter1 compare-match output A / PWM).
14 PB2/SS bidirectional Port B bit 2, general-purpose I/O with internal pull-up. Alt: PCINT2, SS (SPI slave-select, active-low), OC1B (Timer/Counter1 compare-match output B / PWM).
15 PB3/MOSI bidirectional Port B bit 3, general-purpose I/O with internal pull-up. Alt: PCINT3, MOSI (SPI master-out / slave-in data).
16 PB4/MISO bidirectional Port B bit 4, general-purpose I/O with internal pull-up. Alt: PCINT4, MISO (SPI master-in / slave-out data).
17 PB5/SCK bidirectional Port B bit 5, general-purpose I/O with internal pull-up. Alt: PCINT5, SCK (SPI clock).
18 AVCC power_in Analog supply pin for the ADC and for I/O pins PC7, PC[5:0] and (32-lead only) PA[1:0]. Must be connected to VCC even if the ADC is unused; connect through an LC low-pass filter when ADC accuracy matters.
19 PA0 bidirectional Port A bit 0, general-purpose I/O with internal pull-up (32-lead only), powered from AVCC. Alt: ADC6 (ADC channel 6, 10-bit), PCINT24.
20 PC7 bidirectional Port C bit 7, general-purpose I/O with internal pull-up, powered from AVCC. Alt: PCINT15.
21 GND power_in Analog/second ground return; tie to system GND plane.
22 PA1 bidirectional Port A bit 1, general-purpose I/O with internal pull-up (32-lead only), powered from AVCC. Alt: ADC7 (ADC channel 7, 10-bit), PCINT25.
23 PC0 bidirectional Port C bit 0, general-purpose I/O with internal pull-up, powered from AVCC. Alt: ADC0 (ADC channel 0), PCINT8.
24 PC1 bidirectional Port C bit 1, general-purpose I/O with internal pull-up, powered from AVCC. Alt: ADC1 (ADC channel 1), PCINT9.
25 PC2 bidirectional Port C bit 2, general-purpose I/O with internal pull-up, powered from AVCC. Alt: ADC2 (ADC channel 2), PCINT10.
26 PC3 bidirectional Port C bit 3, general-purpose I/O with internal pull-up, powered from AVCC. Alt: ADC3 (ADC channel 3), PCINT11.
27 PC4/SDA bidirectional Port C bit 4, general-purpose I/O with internal pull-up, powered from AVCC. Alt: ADC4 (ADC channel 4), SDA (2-wire/I2C data line), PCINT12.
28 PC5/SCL bidirectional Port C bit 5, general-purpose I/O with internal pull-up, powered from AVCC. Alt: ADC5 (ADC channel 5), SCL (2-wire/I2C clock line), PCINT13.
29 PC6/RESET input Reset input (active-low) by default; asserting low for longer than the minimum pulse width triggers a reset even when the clock is stopped. If the RSTDISBL fuse is programmed, this pin becomes a general-purpose I/O (PC6) with electrical characteristics that differ from the rest of Port C.
30 PD0 bidirectional Port D bit 0, general-purpose I/O with internal pull-up. Alt: PCINT16.
31 PD1 bidirectional Port D bit 1, general-purpose I/O with internal pull-up. Alt: PCINT17.
32 PD2 bidirectional Port D bit 2, general-purpose I/O with internal pull-up. Alt: PCINT18, INT0 (external interrupt 0).

Key specifications

Parameter Value
Manufacturer Microchip
Package TQFP-32(7x7)
Category MCU
Pins 32

Ordering variants

  • ATTINY88-AU
  • ATTINY88-AUR
  • ATTINY88-AUMU
  • ATTINY88-AUMUR
  • ATTINY88-AUCCU
  • ATTINY88-AUCCUR
  • ATTINY88-AUMMU
  • ATTINY88-AUMMUR
  • ATTINY88-AUMMH
  • ATTINY88-AUMMHR
  • ATTINY88-AUPU

CAD (KiCad official)

  • Symbol: ATTINY88-AU
  • Footprint: Package_QFP:TQFP-32_7x7mm_P0.8mm
  • 3D model: TQFP-32(7x7) (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip datasheet (None pp, sha256 c7d2ab2d8f58a090, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF

Symbol & Footprint

Schematic Symbol

Open full view ↗

PCB Footprint

Open full view ↗