component
ATT7022EU-N
Public Unreviewedby Ray
HiTrend Tech Shanghai Energy Metering, LQFP-44(10x10). Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads when scrolled away or the tab is hidden.
PCB Footprint
Open full view ↗Loads on click. Unloads when scrolled away or the tab is hidden.
Datasheet
Open in new tab ↗Loads on click. Unloads when scrolled away or the tab is hidden.
README
markdownATT7022EU-N
HiTrend Tech Shanghai · Energy Metering · LQFP-44(10x10)
ATT7022EU-N from HiTrend Tech Shanghai, in a LQFP-44(10x10). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | Reset | input | External reset input, active-low, Schmitt-trigger. Internal 47 kΩ pull-up. |
| 2 | IRQ | output | Interrupt output. After power-on reset IRQ goes low; goes high after calibration parameters are written. When an enabled interrupt event occurs IRQ is driven low; goes high again after the interrupt-flag register is read. |
| 3 | V1P | input | Channel 1 (current channel) positive analog input. Fully differential, max signal ±0.7 Vp. Channel 1 has a PGA (gain set via register). ESD protection on-die. |
| 4 | V1N | input | Channel 1 (current channel) negative analog input. Fully differential pair with V1P, max signal ±0.7 Vp. Channel 1 has a PGA (gain set via register). |
| 5 | REFCAP | passive | 1.2 V internal voltage reference bypass / external drive point. Decouple with 10 µF in parallel with 0.1 µF ceramic. |
| 6 | V3P | input | Channel 3 (current channel) positive analog input. Fully differential, max ±0.7 Vp. PGA present, gain set via register. ESD-protected. |
| 7 | V3N | input | Channel 3 (current channel) negative analog input. Pair with V3P, max ±0.7 Vp. |
| 8 | AGND | power_in | Analog ground reference for the ADCs and reference source. Tie to the PCB analog ground plane. |
| 9 | V5P | input | Channel 5 (current channel) positive analog input. Fully differential, max ±0.7 Vp. Has PGA with programmable gain. |
| 10 | V5N | input | Channel 5 (current channel) negative analog input. Pair with V5P, max ±0.7 Vp. |
| 11 | AGND | power_in | Analog ground reference for the ADCs and reference source. |
| 12 | AVCC | power_in | Analog supply. Nominal 3.3 V ±10%. Decouple with 10 µF and 0.1 µF ceramic close to the pin. |
| 13 | V2P | input | Channel 2 (voltage channel) positive analog input. Fully differential, max ±0.7 Vp. ESD-protected. |
| 14 | V2N | input | Channel 2 (voltage channel) negative analog input. Pair with V2P, max ±0.7 Vp. |
| 15 | AGND | power_in | Analog ground reference for the ADCs and reference source. |
| 16 | V4P | input | Channel 4 (voltage channel) positive analog input. Fully differential, max ±0.7 Vp. ESD-protected. |
| 17 | V4N | input | Channel 4 (voltage channel) negative analog input. Pair with V4P, max ±0.7 Vp. |
| 18 | AVCC | power_in | Analog supply (second pin). Nominal 3.3 V ±10%. Decouple with 10 µF and 0.1 µF ceramic. |
| 19 | V6P | input | Channel 6 (voltage channel) positive analog input. Fully differential, max ±0.7 Vp. ESD-protected. |
| 20 | V6N | input | Channel 6 (voltage channel) negative analog input. Pair with V6P, max ±0.7 Vp. |
| 21 | V0P | input | Channel 0 (voltage channel) positive analog input. Fully differential, max ±0.7 Vp. ESD-protected. Note: on ATT7026E/ATT7028E this pin is NC. |
| 22 | V0N | input | Channel 0 (voltage channel) negative analog input. Pair with V0P. NC on ATT7026E/ATT7028E. |
| 23 | GND | power_in | Digital ground. |
| 24 | TEST | input | Factory test pin. Must be tied to ground in the application. |
| 25 | NC | unconnected | No connect. |
| 26 | SEL | input | Three-phase three-wire (low) / three-phase four-wire (high) mode select, Schmitt-trigger. Internal pull-up (~300 kΩ) programmable, or floating. |
| 27 | CF1 | output | Frequency (high-going pulse) output for active-power calibration; can also be used for active-energy metering. |
| 28 | CF2 | output | Frequency (high-going pulse) output for reactive-power calibration; can also be used for reactive-energy metering. |
| 29 | NC | unconnected | No connect. |
| 30 | CF3 | output | Frequency (high-going pulse) output for apparent-power calibration; can also be used for apparent-energy metering. NC on ATT7028E. |
| 31 | CF4 | output | Frequency (high-going pulse) output for fundamental active-power calibration; can also be used for fundamental active-energy metering. NC on ATT7026E/ATT7028E. |
| 32 | SLEEP | input | Sleep-mode control, active high. Drive high to enter sleep mode (~1 µA); drive low for normal operation. |
| 33 | GND | power_in | Digital ground. |
| 34 | VCC | power_in | Digital supply. Nominal 3.3 V ±5%. Decouple with 10 µF in parallel with 100 nF ceramic. |
| 35 | CS | input | SPI chip-select from the host MCU, active-low, Schmitt-trigger. When CS is high, DOUT is high-impedance. Internal ~300 kΩ pull-up (programmable) or floating. |
| 36 | SCLK | input | SPI serial clock, driven by the host MCU. Schmitt-trigger input suitable for opto-isolated drive. Internal ~300 kΩ pull-up (programmable) or floating. |
| 37 | DIN | input | SPI serial data input from the host MCU. Data is latched on the falling edge of SCLK. Schmitt-trigger. Internal ~300 kΩ pull-up (programmable) or floating. |
| 38 | DOUT | tri_state | SPI serial data output. Data is presented on the rising edge and valid on the falling edge of SCLK. High-Z when CS is high. |
| 39 | VDD | power_out | 1.8 V internal digital LDO output. Decouple with a 10 µF tantalum in parallel with 100 nF ceramic; do not load externally beyond decoupling. |
| 40 | REVP | output | Logic output that goes high whenever any phase has negative power; returns low once all three phases are positive again. |
| 41 | VCC | power_in | Digital supply (second pin). Nominal 3.3 V ±5%. Decouple with 10 µF in parallel with 100 nF ceramic. |
| 42 | OSCI | input | System crystal input, or external clock input. Recommended crystal 5.5296 MHz. On-chip oscillator startup circuit with ~10 MΩ feedback resistor. |
| 43 | OSCO | output | System crystal output. Connects to the other crystal terminal. |
| 44 | GND | power_in | Digital ground. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | HiTrend Tech Shanghai |
| Package | LQFP-44(10x10) |
| Category | Data Acquisition |
| Pins | 44 |
Ordering variants
Same part, different packaging or reel option.
ATT7022EU-NATT7026EATT7028E
CAD (KiCad official)
- Symbol:
ATT7022EU-N - Footprint:
Package_QFP:LQFP-44_10x10mm_P0.8mm - 3D model: LQFP-44(10x10) (KiCad packages3D, STEP)
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: HiTrend Tech Shanghai datasheet (68 pp, sha256
cbbc53f2f4b7e6fc, retrieved 2026-08-17, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).