Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

AP2210K-3.3TRG1

Diodes · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-23-5

AP2210K-3.3TRG1 from Diodes, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VIN power_in Unregulated supply input. Recommended operating range 4.3V (VOUT+1V) to 13.2V for the 3.3V version; absolute maximum 15V. Bypass with a 1.0µF ceramic capacitor (CIN) to GND close to the pin.
2 GND power_in Device ground return. Carries the ground-pin quiescent current (typ. 100µA at IOUT=100µA, up to ~4mA at IOUT=300mA). Connect to the system ground plane.
3 EN input Enable input, CMOS/TTL compatible. Logic high (VEN ≥ 2.0V) enables the regulator; logic low (VEN ≤ 0.4V) puts the device in shutdown (ISTD ≤ 1µA). Absolute maximum VEN = 15V; recommended 0 to 13.2V. May be tied to VIN for always-on operation.
4 BYP passive Bypass capacitor pin for low-noise operation on the fixed-output (3.3V) version. Connect a small ceramic capacitor (typ. 100pF, CBYP) from BYP to GND to filter the internal bandgap reference and reduce output noise. On the ADJ variant this same pin is repurposed as the ADJ feedback input.
5 VOUT power_out Regulated 3.3V output, up to 300mA. Accuracy ±1% (typ), ±2% over full temperature. Requires a 2.2µF ceramic output capacitor (COUT) to GND for stability. Internally current-limited (~450mA typ) and thermally protected.

Key specifications

Parameter Value
Manufacturer Diodes
Package SOT-23-5
Category PMIC
Pins 5

Ordering variants

Same part, different packaging or reel option.

  • AP2210K-3.3TRG1
  • AP2210K-3.3TRG1K
  • AP2210K-3.3TRG1N

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Output Voltage Accuracy (Variation from specified VOUT), TJ = +25°C ∆VOUT/VOUT -1 1 % Variation from specified VOUT 11
Output Voltage Accuracy (Variation from specified VOUT), -40°C to +125°C ∆VOUT/VOUT -2 2 % Variation from specified VOUT, -40°C ≤ TJ ≤ +125°C 11
Output Voltage Temperature Coefficient ∆VOUT/∆T 120 µV/°C 11
Output Voltage Temperature Coefficient (ratio) (∆VOUT/VOUT)/∆T 36.3 ppm/°C 11
Line Regulation, TJ = +25°C VRLINE 1.5 4.5 mV VIN = 4.3V to 13.2V 11
Line Regulation, -40°C to +125°C VRLINE 12 mV VIN = 4.3V to 13.2V, -40°C ≤ TJ ≤ +125°C 11
Load Regulation, TJ = +25°C VRLOAD 1 6 mV IOUT = 0.1mA to 300mA 11
Load Regulation, -40°C to +125°C VRLOAD 30 mV IOUT = 0.1mA to 300mA, -40°C ≤ TJ ≤ +125°C 11
Dropout Voltage, TJ = +25°C VDROP 15 50 mV IOUT = 100µA 11
Dropout Voltage, -40°C to +125°C VDROP 70 mV IOUT = 100µA, -40°C ≤ TJ ≤ +125°C 11
Dropout Voltage, TJ = +25°C VDROP 110 150 mV IOUT = 50mA 11
Dropout Voltage, -40°C to +125°C VDROP 230 mV IOUT = 50mA, -40°C ≤ TJ ≤ +125°C 11
Dropout Voltage, TJ = +25°C VDROP 140 250 mV IOUT = 100mA 11
Dropout Voltage, -40°C to +125°C VDROP 300 mV IOUT = 100mA, -40°C ≤ TJ ≤ +125°C 11
Dropout Voltage, TJ = +25°C VDROP 165 275 mV IOUT = 150mA 11
Dropout Voltage, -40°C to +125°C VDROP 350 mV IOUT = 150mA, -40°C ≤ TJ ≤ +125°C 11
Dropout Voltage, TJ = +25°C VDROP 250 400 mV IOUT = 300mA 11
Dropout Voltage, -40°C to +125°C VDROP 500 mV IOUT = 300mA, -40°C ≤ TJ ≤ +125°C 11
Standby Current ISTD 0.01 1 µA VEN ≤ 0.4V (shutdown) 11
Standby Current ISTD 5 µA VEN ≤ 0.18V (shutdown) 11
Ground Pin Current IGND 100 150 µA VEN ≥ 2.0V, IOUT = 100µA 11
Ground Pin Current, -40°C to +125°C IGND 180 µA VEN ≥ 2.0V, IOUT = 100µA, -40°C ≤ TJ ≤ +125°C 11
Ground Pin Current IGND 350 600 µA VEN ≥ 2.0V, IOUT = 50mA 11
Ground Pin Current, -40°C to +125°C IGND 800 µA VEN ≥ 2.0V, IOUT = 50mA, -40°C ≤ TJ ≤ +125°C 11
Ground Pin Current IGND 1.3 1.9 mA VEN ≥ 2.0V, IOUT = 150mA 11
Ground Pin Current, -40°C to +125°C IGND 2.5 mA VEN ≥ 2.0V, IOUT = 150mA, -40°C ≤ TJ ≤ +125°C 11
Ground Pin Current IGND 4 10 mA VEN ≥ 2.0V, IOUT = 300mA 11
Ground Pin Current, -40°C to +125°C IGND 15 mA VEN ≥ 2.0V, IOUT = 300mA, -40°C ≤ TJ ≤ +125°C 11
Current Limit ILIMIT 450 900 mA VOUT = 0V 11
Enable Input Logic-low Voltage VIL 0.4 V Regulator shutdown 12
Enable Input Logic-low Voltage, -40°C to +125°C VIL 0.18 V Regulator shutdown, -40°C ≤ TJ ≤ +125°C 12
Enable Input Logic-high Voltage VIH 2 V Regulator enabled 12
Enable Input Logic-low Current IIL 0.01 1 µA VIL ≤ 0.4V 12
Enable Input Logic-low Current, -40°C to +125°C IIL 2 µA VIL ≤ 0.18V 12
Enable Input Logic-high Current IIH 5 20 µA VIL ≥ 2.0V 12
Enable Input Logic-high Current, -40°C to +125°C IIH 25 µA VIL ≥ 2.0V 12
Supply Input Voltage (recommended) VIN 2.5 13.2 V 4
Enable Input Voltage (recommended) VEN 0 13.2 V 4
Operating Junction Temperature TJ -40 125 °C 4
Supply Input Voltage VIN 15 V 4
Enable Input Voltage VEN 15 V 4
Lead Temperature (Soldering, 10 sec) TLEAD 260 °C Soldering, 10sec 4
Junction Temperature TJ 150 °C 4
Storage Temperature TSTG -65 150 °C 4
ESD (Machine Model) ESD 300 V Machine Model 4
Thermal Resistance, junction-to-ambient (no heatsink) θJA 200 °C/W No heatsink, SOT-23-5 4

CAD (KiCad official)

  • Symbol: AP2210K-3.3TRG1
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-23-5 (KiCad packages3D, STEP)
  • 3D model files: ap2210k-3-3trg1-etched.step / ap2210k-3-3trg1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ap2210k-3-3trg1.step / ap2210k-3-3trg1.glb are the bare package body.

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
ap2210k-3-3trg1.step 85 KB You want the bare part, or you mark your own boards.
ap2210k-3-3trg1-etched.step 2.5 MB You want the part with AP2210K-3.3TRG1 already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 619 faces against 102 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Diodes datasheet (30 pp, sha256 8d83ef61593fff5e, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF