component

ADS1299-4PAGR

Public Unreviewed

by Ray

Texas Instruments Analog Front End (AFE), TQFP-64(10x10). Datasheet-verified pinout, KiCad symbol/footprint/3D.

componentdata acquisitionads1299-4pagr
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

Datasheet

Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

ADS1299-4PAGR

Texas Instruments · Analog Front End (AFE) · TQFP-64(10x10)

ADS1299-4PAGR from Texas Instruments, in a TQFP-64(10x10). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 IN8N input Differential analog negative input 8. Not used on ADS1299-4 (channels 5-8 are absent on this variant); tie unused analog inputs directly to AVDD.
2 IN8P input Differential analog positive input 8. Not used on ADS1299-4; tie to AVDD when unused.
3 IN7N input Differential analog negative input 7. Not used on ADS1299-4; tie to AVDD when unused.
4 IN7P input Differential analog positive input 7. Not used on ADS1299-4; tie to AVDD when unused.
5 IN6N input Differential analog negative input 6. Not used on ADS1299-4; tie to AVDD when unused.
6 IN6P input Differential analog positive input 6. Not used on ADS1299-4; tie to AVDD when unused.
7 IN5N input Differential analog negative input 5. Not used on ADS1299-4; tie to AVDD when unused.
8 IN5P input Differential analog positive input 5. Not used on ADS1299-4; tie to AVDD when unused.
9 IN4N input Differential analog negative input for channel 4. Tie unused inputs directly to AVDD.
10 IN4P input Differential analog positive input for channel 4.
11 IN3N input Differential analog negative input for channel 3.
12 IN3P input Differential analog positive input for channel 3.
13 IN2N input Differential analog negative input for channel 2.
14 IN2P input Differential analog positive input for channel 2.
15 IN1N input Differential analog negative input for channel 1.
16 IN1P input Differential analog positive input for channel 1.
17 SRB1 bidirectional Patient stimulus, reference, and bias signal 1. Analog input/output for common-signal routing to reference-montage configurations.
18 SRB2 bidirectional Patient stimulus, reference, and bias signal 2.
19 AVDD power_in Analog supply 4.75-5.25 V. Connect a 1-uF bypass capacitor to AVSS.
20 AVSS power_in Analog ground.
21 AVDD power_in Analog supply 4.75-5.25 V. Connect a 1-uF bypass capacitor to AVSS.
22 AVDD power_in Analog supply 4.75-5.25 V. Connect a 1-uF bypass capacitor to AVSS.
23 AVSS power_in Analog ground.
24 VREFP bidirectional Positive analog reference voltage input/output (4.5 V typ.). Connect a minimum 10-uF capacitor from VREFP to VREFN.
25 VREFN input Negative analog reference voltage input (tied to AVSS typically).
26 VCAP4 passive Analog bypass capacitor pin. Connect a 1-uF capacitor to AVSS.
27 NC unconnected No connection. Leave as open circuit.
28 VCAP1 passive Analog bypass capacitor pin. Connect a 100-uF capacitor to AVSS.
29 NC unconnected No connection. Leave as open circuit.
30 VCAP2 passive Analog bypass capacitor pin. Connect a 1-uF capacitor to AVSS.
31 RESV1 input Reserved for future use. Connect directly to DGND.
32 AVSS power_in Analog ground.
33 DGND power_in Digital ground.
34 DIN input SPI serial data input (MOSI, from host to ADS1299).
35 PWDN input Power-down, active low. Drive low to power down the device.
36 RESET input System reset, active low.
37 CLK input Master clock input. External-clock frequency 1.5-2.25 MHz (2.048 MHz nom.) when CLKSEL=0.
38 START input Synchronization signal to start or restart a conversion. Hold high >=2 tCLK to start; also used to synchronize multiple devices.
39 CS input SPI chip select, active low.
40 SCLK input SPI serial clock input.
41 DAISY_IN input Daisy-chain data input for cascading multiple ADS1299 devices on one SPI bus.
42 GPIO1 bidirectional General-purpose input/output pin 1. Connect to DGND with a >=10-kOhm resistor if unused.
43 DOUT output SPI serial data output (MISO, from ADS1299 to host).
44 GPIO2 bidirectional General-purpose input/output pin 2. Connect to DGND with a >=10-kOhm resistor if unused.
45 GPIO3 bidirectional General-purpose input/output pin 3. Connect to DGND with a >=10-kOhm resistor if unused.
46 GPIO4 bidirectional General-purpose input/output pin 4. Connect to DGND with a >=10-kOhm resistor if unused.
47 DRDY output Data-ready, active low. Falls when a new conversion result is available.
48 DVDD power_in Digital power supply 1.8-3.6 V. Connect a 1-uF bypass capacitor to DGND.
49 DGND power_in Digital ground.
50 DVDD power_in Digital power supply 1.8-3.6 V. Connect a 1-uF bypass capacitor to DGND.
51 DGND power_in Digital ground.
52 CLKSEL input Master clock select: 0 = external CLK, 1 = internal oscillator. Set through a >=10-kOhm resistor to DVDD or DGND.
53 AVSS1 power_in Analog ground for the charge pump / AVDD1 domain.
54 AVDD1 power_in Analog supply (charge-pump domain). Connect a 1-uF capacitor to AVSS1.
55 VCAP3 passive Analog bypass capacitor pin. Connect parallel 1-uF and 0.1-uF capacitors to AVSS.
56 AVDD power_in Analog supply 4.75-5.25 V. Connect a 1-uF bypass capacitor to AVSS.
57 AVSS power_in Analog ground.
58 AVSS power_in Analog ground for the charge pump.
59 AVDD power_in Charge-pump analog supply. Connect a 1-uF capacitor to AVSS (pin 58).
60 BIASREF input Bias-drive non-inverting input (reference voltage for the bias-drive amplifier).
61 BIASINV bidirectional Bias-drive inverting input/output node (for external feedback network of the bias amplifier).
62 BIASIN input Bias-drive input to the input MUX. Routes bias signal to any electrode in case the bias electrode falls off.
63 BIASOUT output Bias-drive output. Provides patient-bias current derived from selected channels.
64 RESERVED unconnected Reserved for future use. Leave as open circuit.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TQFP-64(10x10)
Category Data Acquisition
Pins 64

Ordering variants

Same part, different packaging or reel option.

  • ADS1299-4PAGR

CAD (KiCad official)

  • Symbol: ADS1299-4PAGR
  • Footprint: Package_QFP:TQFP-64_10x10mm_P0.5mm
  • 3D model: TQFP-64(10x10) (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (84 pp, sha256 459b96d289166ad4, retrieved 2026-08-17, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF