component

ADM12914-1ARQZ-RL7

Public Unreviewed

by Ray

Analog Devices Supervisor And Reset ICs, QSOP-16-150mil. Datasheet-verified pinout, KiCad symbol/footprint/3D.

componentpower management (pmic)adm12914-1arqz-rl7
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

Datasheet

Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

ADM12914-1ARQZ-RL7

Analog Devices · Supervisor And Reset ICs · QSOP-16-150mil

ADM12914-1ARQZ-RL7 from Analog Devices, in a QSOP-16-150mil. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VH1 input Voltage High Input 1. If the voltage monitored by VH1 drops below 0.5 V, an undervoltage condition is detected. Tie to VCC when not in use.
2 VL1 input Voltage Low Input 1. If the voltage monitored by VL1 rises above 0.5 V, an overvoltage condition is detected. Tie to GND when not in use.
3 VH2 input Voltage High Input 2. If the voltage monitored by VH2 drops below 0.5 V, an undervoltage condition is detected. Tie to VCC when not in use.
4 VL2 input Voltage Low Input 2. If the voltage monitored by VL2 rises above 0.5 V, an overvoltage condition is detected. Tie to GND when not in use.
5 VH3 input Voltage High Input 3. Polarity is set by SEL. When configured positive, VH3 dropping below 0.5 V triggers a UV condition; when configured negative, VH3 rising above 0.5 V triggers an OV condition. Tie to VCC when not in use.
6 VL3 input Voltage Low Input 3. Polarity is set by SEL. When configured positive, VL3 rising above 0.5 V triggers an OV condition; when configured negative, VL3 rising above 0.5 V triggers a UV condition. Tie to GND when not in use.
7 VH4 input Voltage High Input 4. Polarity is set by SEL. When configured positive, VH4 dropping below 0.5 V triggers a UV condition; when configured negative, VH4 rising above 0.5 V triggers an OV condition. Tie to VCC when not in use.
8 VL4 input Voltage Low Input 4. Polarity is set by SEL. When configured positive, VL4 rising above 0.5 V triggers an OV condition; when configured negative, VL4 rising above 0.5 V triggers a UV condition. Tie to GND when not in use.
9 GND power_in Device Ground.
10 REF output Buffered Reference Output. 1 V reference used as an offset when monitoring negative voltages. Can source or sink 1 mA and drive loads up to 1 nF; larger capacitive loads may cause instability. Leave unconnected when not in use.
11 OV output Overvoltage Reset Output (active-low, open-drain). Asserted low when a negative-polarity input drops below its threshold or a positive-polarity input exceeds its threshold. Has a weak internal pull-up to VCC and can be pulled up to 16 V externally. On the ADM12914-1 the OV output can be latched low.
12 UV output Undervoltage Reset Output (active-low, open-drain). Asserted low when a negative-polarity input exceeds its threshold or a positive-polarity input drops below its threshold. Held low for a timeout period set by the TIMER capacitor. Weak internal pull-up to VCC, or drive externally up to 16 V.
13 LATCH input OV Latch Bypass Input / Clear Pin (active-low). When held high, the OV latch is cleared and the OV output behaves the same as the UV output. When pulled low, the OV output is latched when asserted. Applies only to the ADM12914-1.
14 SEL input Input Polarity Select. Three-state input that configures the polarity of VH3/VL3/VH4/VL4. Connect to VCC, connect to GND, or leave open to select one of three input polarity configurations (see Table 5).
15 TIMER passive Adjustable Reset Delay Timer. Connect an external capacitor to TIMER to program the reset timeout delay (see Figure 15). Connect to VCC to bypass the timer.
16 VCC power_in Supply Voltage. Direct supply for voltages up to 6 V; above 6 V, an internal shunt regulator operates and a dropper resistor must limit the current to <10 mA (ICC ≈ 62 µA typ). Bypass with a 0.1 µF or larger capacitor.

Key specifications

Parameter Value
Manufacturer Analog Devices
Package QSOP-16-150mil
Category Power Management (PMIC)
Pins 16

Ordering variants

Same part, different packaging or reel option.

  • ADM12914-1ARQZ-RL7

CAD (KiCad official)

  • Symbol: ADM12914-1ARQZ-RL7
  • Footprint: Package_SO:QSOP-16_3.9x4.9mm_P0.635mm
  • 3D model: QSOP-16-150mil (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Analog Devices datasheet (16 pp, sha256 edb685f2b2ce14a7, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF