component
AD9833BRMZ-REEL
Public Unreviewedby Ray
Analog Devices Direct Digital Synthesis (DDS), MSOP-10. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads when scrolled away or the tab is hidden.
PCB Footprint
Open full view ↗Loads on click. Unloads when scrolled away or the tab is hidden.
Datasheet
Open in new tab ↗Loads on click. Unloads when scrolled away or the tab is hidden.
README
markdownAD9833BRMZ-REEL
Analog Devices · Direct Digital Synthesis (DDS) · MSOP-10
AD9833BRMZ-REEL from Analog Devices, in a MSOP-10. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | COMP | passive | DAC bias pin. Used for decoupling the DAC bias voltage (typically bypassed to VDD with a 10 nF capacitor). |
| 2 | VDD | power_in | Positive power supply for the analog and digital interface sections. VDD range is 2.3 V to 5.5 V. Also feeds the on-board 2.5 V regulator; decouple with 0.1 uF and 10 uF between VDD and AGND. |
| 3 | CAP/2.5V | passive | Regulated 2.5 V rail for internal digital circuitry, generated from VDD by the on-board regulator when VDD > 2.7 V. Requires a 100 nF decoupling capacitor from CAP/2.5V to DGND. If VDD <= 2.7 V, tie CAP/2.5V directly to VDD. |
| 4 | DGND | power_in | Digital ground return. |
| 5 | MCLK | input | Digital master clock input. DDS output frequencies are expressed as a binary fraction of fMCLK; this clock determines output frequency accuracy and phase noise. Max 25 MHz; period tMIN = 40 ns. |
| 6 | SDATA | input | Serial data input. The 16-bit serial data-word is applied to this input (3-wire SPI, MSB first). |
| 7 | SCLK | input | Serial clock input. Data on SDATA is clocked into the AD9833 on each falling edge of SCLK. SCLK period min 25 ns (up to 40 MHz). |
| 8 | FSYNC | input | Active-low frame synchronization / chip-select input. When FSYNC is taken low, the internal logic is informed that a new 16-bit word is being loaded into the device. |
| 9 | AGND | power_in | Analog ground return. |
| 10 | VOUT | output | Analog and digital output of the AD9833. Delivers sine, triangle, or square wave (MSB) with VOUT max ~0.65 V typical. An external load resistor is not required; the device has an on-board 200 ohm resistor to AGND. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Analog Devices |
| Package | MSOP-10 |
| Category | Data Acquisition |
| Pins | 10 |
Ordering variants
Same part, different packaging or reel option.
AD9833BRMZ-REELAD9833BRMZ-REEL7AD9833BRMZ-REELWBRMZAD9833BRMZ-REELWBRMZ-REELAD9833BRMZ-REELWBRMZ-REEL7
CAD (KiCad official)
- Symbol:
AD9833BRMZ-REEL - Footprint:
Package_SO:MSOP-10_3x3mm_P0.5mm - 3D model: MSOP-10 (KiCad packages3D, STEP)
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Analog Devices datasheet (21 pp, sha256
426eb7a26ea9dc0d, retrieved 2026-08-17, tier: lcsc) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).