Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

AD8369ARUZ

Analog Devices · Special Purpose Amplifiers · TSSOP-16

AD8369ARUZ from Analog Devices, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 INLO input Balanced differential input (negative). Internally biased; must be AC-coupled. Together with INHI forms the 200 Ω differential input port.
2 COMM power_in Device common. Connect to a low-impedance ground.
3 BIT0 input Gain-select LSB (parallel mode). In serial mode this pin functions as the DATA input.
4 BIT1 input Gain-select control bit (parallel mode). In serial mode this pin functions as the CLOCK input.
5 BIT2 input Gain-select control bit (parallel mode). Not used in serial mode.
6 BIT3 input Gain-select MSB (parallel mode). Not used in serial mode.
7 DENB input Data enable pin. Latches gain-code data into the register on the appropriate DENB edge; see timing specifications.
8 OPLO output Balanced differential output (negative). Biased to mid-supply (VS/2); must be AC-coupled.
9 OPHI output Balanced differential output (positive). Biased to mid-supply (VS/2); must be AC-coupled. Forms the 200 Ω differential output port with OPLO.
10 CMDC passive Common-mode decoupling pin. Connect a bypass capacitor to ground to further decouple the internal common-mode reference (~1.7 V).
11 FILT passive High-pass filter capacitor connection. Sets the high-pass corner frequency via an external capacitor to ground.
12 SENB input Serial/parallel interface select. Tie SENB to VPOS for serial (3-wire) mode; tie SENB to COMM for parallel (4-bit) mode.
13 VPOS power_in Positive supply voltage, VS = +3 V to +5.5 V. Typical quiescent current 37 mA at 5 V.
14 PWUP input Power-up (enable) pin. Tie PWUP to VPOS to enable the device; tie PWUP to COMM to power down (disable current typ. 400 μA).
15 COMM power_in Device common. Connect to a low-impedance ground.
16 INHI input Balanced differential input (positive). Internally biased; must be AC-coupled. Forms the 200 Ω differential input port with INLO.

Key specifications

Parameter Value
Manufacturer Analog Devices
Package TSSOP-16
Category Amplifiers/Comparators
Pins 16

Ordering variants

Same part, different packaging or reel option.

  • AD8369ARUZ
  • AD8369ARUZARU-REEL7

CAD (KiCad official)

  • Symbol: AD8369ARUZ
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Analog Devices datasheet (24 pp, sha256 9adfb21809943706, retrieved 2026-08-17, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF