component

74LVC2T45DC-Q100H

Public Unreviewed

by Ray

Nexperia Translators, Level Shifters, VSSOP-8-0.5mm. Datasheet-verified pinout, KiCad symbol/footprint/3D.

componentlogic74lvc2t45dc-q100h
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

Datasheet

Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

74LVC2T45DC-Q100H

Nexperia · Translators, Level Shifters · VSSOP-8-0.5mm

74LVC2T45DC-Q100H from Nexperia, in a VSSOP-8-0.5mm. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VCC(A) power_in Supply voltage for port A and DIR reference. Operating range 1.2 V to 5.5 V (absolute max 6.5 V).
2 1A bidirectional Channel 1 data I/O on the A-port side. Referenced to VCC(A). Direction (input vs output) is set by DIR: DIR=L makes 1A an input driven onto 1B; DIR=H makes 1A an output driven from 1B.
3 2A bidirectional Channel 2 data I/O on the A-port side. Referenced to VCC(A). Direction is set by the shared DIR pin (DIR=L: 2A is input; DIR=H: 2A is output).
4 GND power_in Ground reference (0 V) for the device.
5 DIR input Direction control input, referenced to VCC(A). LOW selects A-to-B disabled/B-to-A transmission (nA=nB, nB is input); HIGH selects A-to-B transmission (nA input, nB=nA). Pulling either VCC(A) or VCC(B) to GND places both ports in high-impedance (suspend/OFF-state).
6 2B bidirectional Channel 2 data I/O on the B-port side. Referenced to VCC(B). Direction opposite to 2A per the shared DIR pin (DIR=L: 2B is output; DIR=H: 2B is input).
7 1B bidirectional Channel 1 data I/O on the B-port side. Referenced to VCC(B). Direction opposite to 1A per the shared DIR pin (DIR=L: 1B is output; DIR=H: 1B is input).
8 VCC(B) power_in Supply voltage for port B. Operating range 1.2 V to 5.5 V (absolute max 6.5 V). May be set independently of VCC(A) to translate between two voltage domains.

Key specifications

Parameter Value
Manufacturer Nexperia
Package VSSOP-8-0.5mm
Category Logic
Pins 8

Ordering variants

Same part, different packaging or reel option.

  • 74LVC2T45DC-Q100H
  • 74LVCH2T45DC-Q100
  • 74LVC2T45GT-Q100
  • 74LVC2T45GS-Q100

CAD (KiCad official)

  • Symbol: 74LVC2T45DC-Q100H
  • Footprint: Package_SO:VSSOP-8_2.3x2mm_P0.5mm
  • 3D model: VSSOP-8-0.5mm (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Nexperia datasheet (30 pp, sha256 19238362be695ea6, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF