Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

ADS131M03QPWRQ1

Texas Instruments · Analog To Digital Converters (ADCs) · TSSOP-20

ADS131M03QPWRQ1 from Texas Instruments, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 AVDD power_in Analog supply; connect a 1-µF capacitor to AGND (2.7 V to 3.6 V in normal modes).
2 AGND power_in Analog ground.
3 AIN0P input Positive analog input 0.
4 AIN0N input Negative analog input 0.
5 AIN1N input Negative analog input 1.
6 AIN1P input Positive analog input 1.
7 AIN2P input Positive analog input 2.
8 AIN2N input Negative analog input 2.
9 NC unconnected Leave unconnected or connect to AGND.
10 NC unconnected Leave unconnected or connect to AGND.
11 SYNC/RESET input Conversion synchronization or system reset; active low.
12 CS input Chip select; active low.
13 DRDY output Data ready; active low.
14 SCLK input Serial data clock.
15 DOUT output Serial data output; high impedance when CS is high.
16 DIN input Serial data input.
17 CLKIN input Main clock input.
18 CAP power_out Digital LDO regulator output; connect a 220-nF capacitor to DGND.
19 DGND power_in Digital ground.
20 DVDD power_in Digital I/O supply; connect a 1-µF capacitor to DGND (2.7 V to 3.6 V).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-20
Category ADC/DAC/Data Conversion
Pins 20

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
AVDD to AGND AVDD -0.3 3.9 V 4
AGND to DGND -0.3 0.3 V 4
DVDD to DGND DVDD -0.3 3.9 V 4
DVDD to DGND, CAP tied to DVDD DVDD -0.3 2.2 V CAP tied to DVDD 4
CAP to DGND CAP -0.3 2.2 V 4
Input current -10 10 mA Continuous, all pins except power-supply pins 4
Junction temperature TJ 150 °C 4
Storage temperature Tstg -60 150 °C 4
Analog power supply, normal modes AVDD 2.7 3 3.6 V AVDD to AGND, normal operating modes 5
Analog power supply, standby and current-detect AVDD 2.4 3 3.6 V standby and current-detect modes 5
Digital power supply DVDD 2.7 3 3.6 V DVDD to DGND 5
Digital power supply, LDO bypassed DVDD 1.65 1.8 2 V DVDD shorted to CAP (digital LDO bypassed) 5
External clock frequency, high-resolution mode fCLKIN 0.3 8.192 8.4 MHz High-resolution mode 5
External clock frequency, low-power mode fCLKIN 0.3 4.096 4.15 MHz Low-power mode 5
External clock frequency, very-low-power mode fCLKIN 0.3 2.048 2.08 MHz Very-low-power mode 5
Operating ambient temperature TA -40 125 °C 5
Junction-to-ambient thermal resistance RθJA 94.9 °C/W PW (TSSOP) 20 pins 5
Junction-to-case (top) thermal resistance RθJC(top) 34.9 °C/W 5
Junction-to-board thermal resistance RθJB 46.4 °C/W 5
Logic input level, low VIL 0.2 V max printed as 0.2 DVDD 7
Logic input level, high VIH 0.8 V min printed as 0.8 DVDD 7
Logic output level, low VOL 0.2 V IOL = -1 mA; max printed as 0.2 DVDD 7
Logic output level, high VOH 0.8 V IOH = 1 mA; min printed as 0.8 DVDD 7
Input current IIN -1 1 µA DGND < VDigital Input < DVDD 7
Analog supply current, high-resolution IAVDD 2.7 3.2 mA High-resolution mode 7
Analog supply current, low-power IAVDD 1.5 1.7 mA Low-power mode 7
Analog supply current, very-low-power IAVDD 0.8 0.97 mA Very-low-power mode 7
Digital supply current, high-resolution IDVDD 0.3 0.4 mA High-resolution mode 7
Digital supply current, low-power IDVDD 0.16 0.21 mA Low-power mode 7
Digital supply current, very-low-power IDVDD 0.09 0.15 mA Very-low-power mode 7
Dynamic range, gain = 1 99 102 dB Gain = 1 6
Internal reference voltage VREF 1.2 V 7
Internal reference accuracy -0.1 0.1 % TA = 25°C 7
Internal reference temperature drift 7.5 20 ppm/°C 7
SCLK period tc(SC) 40 ns 2.7 V ≤ DVDD ≤ 3.6 V 8
Pulse duration, SCLK low tw(SCL) 20 ns 2.7 V ≤ DVDD ≤ 3.6 V 8
Pulse duration, CS high tw(CSH) 15 ns 2.7 V ≤ DVDD ≤ 3.6 V 8
Propagation delay, SCLK rising edge to valid new DOUT tp(SCDO) 20 ns 2.7 V ≤ DVDD ≤ 3.6 V 9
Power-on-reset time tPOR 250 µs Measured from supplies at 90% to first DRDY rising edge 9

CAD (KiCad official)

  • Symbol: ADS131M03QPWRQ1
  • Footprint: Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm
  • 3D model: TSSOP-20 (KiCad packages3D, STEP)
  • 3D model files: ads131m03qpwrq1-etched.step / ads131m03qpwrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ads131m03qpwrq1.step / ads131m03qpwrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (88 pp, sha256 6e04a44212d27221, retrieved 2026-10-30, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF