component

SN75LVDS9637D

Public Unreviewed

by Ray

Texas Instruments LVDS ICs, SOIC-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.

componentinterfacesn75lvds9637d
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

Datasheet

Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

SN75LVDS9637D

Texas Instruments · LVDS ICs · SOIC-8

SN75LVDS9637D from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VCC power_in Positive supply input. Recommended operating range 3.0 V to 3.6 V (nominal 3.3 V). Bypass to GND with a 0.1 µF and 0.001 µF ceramic capacitor placed close to the device.
2 1Y output Receiver 1 LVTTL logic output. Drives high when V_ID(1A-1B) ≥ 100 mV, low when V_ID ≤ -100 mV. V_OH ≥ 2.4 V at I_OH = -8 mA; V_OL ≤ 0.4 V at I_OL = 8 mA. Outputs high under open-input fail-safe.
3 2Y output Receiver 2 LVTTL logic output. Drives high when V_ID(2A-2B) ≥ 100 mV, low when V_ID ≤ -100 mV. V_OH ≥ 2.4 V at I_OH = -8 mA; V_OL ≤ 0.4 V at I_OL = 8 mA. Outputs high under open-input fail-safe.
4 GND power_in Device ground reference. All input voltages are referenced to this terminal.
5 2B input Receiver 2 non-inverting (B) LVDS differential input. Recommended
6 2A input Receiver 2 inverting (A) LVDS differential input. Pairs with 2B to form the differential input for receiver 2. Input has an internal ~300 kΩ pull-up to V_CC for open-circuit fail-safe.
7 1B input Receiver 1 non-inverting (B) LVDS differential input. Recommended
8 1A input Receiver 1 inverting (A) LVDS differential input. Pairs with 1B to form the differential input for receiver 1. Input has an internal ~300 kΩ pull-up to V_CC for open-circuit fail-safe.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Interface
Pins 8

Ordering variants

Same part, different packaging or reel option.

  • SN75LVDS9637DD
  • SN75LVDS9637DDR
  • SN75LVDS9637DD.B
  • SN75LVDS9637DDR.B
  • SN75LVDS9637DDGK
  • SN75LVDS32D
  • SN75LVDS32DR
  • SN75LVDS32PW

CAD (KiCad official)

  • Symbol: SN75LVDS9637D
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (None pp, sha256 694012f3d1ab2df9, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF