component

RS541XTSS20-G

Public Made by Adom

by adom

Jiangsu RUNIC Tech Buffer/Driver/Transceiver, TSSOP-20. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogic icsrs541xtss20-gfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Datasheet

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

RS541XTSS20-G

Jiangsu RUNIC Tech · Buffer/Driver/Transceiver · TSSOP-20

RS541XTSS20-G from Jiangsu RUNIC Tech, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OE1 input Output enable, active low; pulling OE1 high places all outputs in 3-state mode.
2 A0 input Data input for the A port.
3 A1 input Data input for the A port.
4 A2 input Data input for the A port.
5 A3 input Data input for the A port.
6 A4 input Data input for the A port.
7 A5 input Data input for the A port.
8 A6 input Data input for the A port.
9 A7 input Data input for the A port.
10 GND power_in Ground reference.
11 Y7 output Data output; assumes high-impedance OFF-state when the output enables are high.
12 Y6 output Data output; assumes high-impedance OFF-state when the output enables are high.
13 Y5 output Data output; assumes high-impedance OFF-state when the output enables are high.
14 Y4 output Data output; assumes high-impedance OFF-state when the output enables are high.
15 Y3 output Data output; assumes high-impedance OFF-state when the output enables are high.
16 Y2 output Data output; assumes high-impedance OFF-state when the output enables are high.
17 Y1 output Data output; assumes high-impedance OFF-state when the output enables are high.
18 Y0 output Data output; assumes high-impedance OFF-state when the output enables are high.
19 OE2 input Output enable, active low; pulling OE2 high places all outputs in 3-state mode.
20 VCC power_in Supply voltage: 1.65V ≤ VCC ≤ 5.5V.

Key specifications

Parameter Value
Manufacturer Jiangsu RUNIC Tech
Package TSSOP-20
Category Logic ICs
Pins 20

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage range VCC -0.5 6.5 V 7
Input voltage range, A port VI -0.5 6.5 V A port 7
Input voltage range, control inputs VI -0.5 6.5 V Control inputs 7
Voltage range applied to any output in high-impedance or power-off state, Y port VO -0.5 6.5 V Y port, high-impedance or power-off state 7
Input clamp current IIK -50 mA VI<0 7
Continuous output current IO -50 50 mA 7
Continuous current through VCC or GND -100 100 mA 7
Junction temperature TJ -40 150 °C 7
Storage temperature Tstg -65 150 °C 7
Package thermal impedance θJA 40 °C/W TSSOP-20 7
Supply voltage VCC 1.65 5.5 V 8
High-level input voltage VIH 1.7 V VCC 2.3V to 2.7V 8
High-level input voltage VIH 2 V VCC 3V to 3.6V 8
Low-level input voltage VIL 0.7 V VCC 2.3V to 2.7V 8
Low-level input voltage VIL 0.8 V VCC 3V to 3.6V 8
Input voltage VI 0 5.5 V 8
Output voltage VO 0 V VCC 8
High-level output current IOH -4 mA VCC 1.65V to 1.95V 8
High-level output current IOH -8 mA VCC 2.3V to 2.7V 8
High-level output current IOH -24 mA VCC 3V to 3.6V 8
High-level output current IOH -32 mA VCC 4.5V to 5.5V 8
Low-level output current IOL 4 mA VCC 1.65V to 1.95V 8
Low-level output current IOL 8 mA VCC 2.3V to 2.7V 8
Low-level output current IOL 24 mA VCC 3V to 3.6V 8
Low-level output current IOL 32 mA VCC 4.5V to 5.5V 8
Input transition rise or fall rate, data inputs Δt/Δv 20 ns/V VCC 1.65V to 1.95V 8
Input transition rise or fall rate, data inputs Δt/Δv 10 ns/V VCC 3V to 3.6V 8
Input transition rise or fall rate, data inputs Δt/Δv 5 ns/V VCC 4.5V to 5.5V 8
Operating free-air temperature TA -40 125 °C 8
High-level output voltage VOH 1.2 V IOH = -4mA, VI=VIH, VCC 1.65V 9
High-level output voltage VOH 1.9 V IOH = -8mA, VI=VIH, VCC 2.3V 9
High-level output voltage VOH 2.2 V IOH = -24mA, VI=VIH, VCC 3V 9
High-level output voltage VOH 3.6 V IOH = -32mA, VI=VIH, VCC 4.5V 9
Low-level output voltage VOL 0.1 V IOL = 100 µA, VI=VIL, VCC 1.65V to 4.5V 9
Low-level output voltage VOL 0.45 V IOL = 4mA, VI=VIL, VCC 1.65V 9
Low-level output voltage VOL 0.4 V IOL = 8mA, VI=VIL, VCC 2.3V 9
Low-level output voltage VOL 0.85 V IOL = 24mA, VI=VIL, VCC 3V 9
Low-level output voltage VOL 0.89 V IOL = 32mA, VI=VIL, VCC 4.5V 9
Input current II -1 1 µA VI = 5.5V or GND, VCC 5.5V, +25°C 9
Off-state input/output current Ioff -1 1 µA VI or VO = 0 to 5.5V, VCC 0V, +25°C 9
Off-state input/output current Ioff -2 2 µA VI or VO = 0 to 5.5V, VCC 0V, Full 9
High-impedance output current IOZ -1 1 µA VO = VCC or GND, OE=VIH, VCC 1.65V to 5.5V, +25°C 9
High-impedance output current IOZ -2 2 µA VO = VCC or GND, OE=VIH, VCC 1.65V to 5.5V, Full 9
VCC supply current ICC 1 µA VI = VCC or GND, IO = 0, VCC 1.65V to 5.5V, +25°C 9
VCC supply current ICC 5 µA VI = VCC or GND, IO = 0, VCC 1.65V to 5.5V, Full 9
Additional supply current per input at VCC-0.6V ΔICC 50 µA One A port at VCC, 0.6V, Y port open, VCC 3V to 5.5V, Full 9
Propagation delay An to Yn tPLH/tPHL 4.8 18 ns VCC=1.8V ±0.15V 10
Propagation delay An to Yn tPLH/tPHL 2.1 8.1 ns VCC=2.5V ±0.2V 10
Propagation delay An to Yn tPLH/tPHL 1.8 6.3 ns VCC=3.3V ±0.3V 10
Propagation delay An to Yn tPLH/tPHL 1.5 4.8 ns VCC=5V ±0.5V 10
Output disable time OE to Yn tPHZ/tPLZ 4.8 20.7 ns VCC=1.8V ±0.15V 10
Output disable time OE to Yn tPHZ/tPLZ 2.3 8.7 ns VCC=2.5V ±0.2V 10
Output disable time OE to Yn tPHZ/tPLZ 2.1 8.5 ns VCC=3.3V ±0.3V 10
Output disable time OE to Yn tPHZ/tPLZ 1.3 6.2 ns VCC=5V ±0.5V 10
Output enable time OE to Yn tPZH/tPZL 4.1 25.1 ns VCC=1.8V ±0.15V 10
Output enable time OE to Yn tPZH/tPZL 2.4 13.2 ns VCC=2.5V ±0.2V 10
Output enable time OE to Yn tPZH/tPZL 1.7 10.1 ns VCC=3.3V ±0.3V 10
Output enable time OE to Yn tPZH/tPZL 1.6 7.7 ns VCC=5V ±0.5V 10

CAD (KiCad official)

  • Symbol: RS541XTSS20-G
  • Footprint: Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm
  • 3D model: TSSOP-20 (KiCad packages3D, STEP)
  • 3D model files: rs541xtss20-g-etched.step / rs541xtss20-g-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); rs541xtss20-g.step / rs541xtss20-g.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Jiangsu RUNIC Tech datasheet (16 pp, sha256 935975b0a39d0929, retrieved 2026-10-27, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus off (skipped (clean text read)), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF