component
SN74HCT541DWR
Public Made by Adomby adom
Texas Instruments Buffers, Drivers, Receivers, Transceivers, SOIC-20. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownSN74HCT541DWR
Texas Instruments · Buffers, Drivers, Receivers, Transceivers · SOIC-20
SN74HCT541DWR from Texas Instruments, in a SOIC-20. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | OE1 | input | Active-low output-enable input; part of 2-input NOR enable gate-if OE1 or OE2 is high, all eight Y outputs go to the high-impedance state (VIH≥2V, VIL≤0.8V). |
| 2 | A1 | input | Buffer/driver data input 1; TTL-compatible levels VIH≥2V, VIL≤0.8V, max input current ±1µA, passed to Y1 when enabled. |
| 3 | A2 | input | Buffer/driver data input 2; TTL-compatible levels VIH≥2V, VIL≤0.8V, max input current ±1µA, passed to Y2 when enabled. |
| 4 | A3 | input | Buffer/driver data input 3; TTL-compatible levels VIH≥2V, VIL≤0.8V, max input current ±1µA, passed to Y3 when enabled. |
| 5 | A4 | input | Buffer/driver data input 4; TTL-compatible levels VIH≥2V, VIL≤0.8V, max input current ±1µA, passed to Y4 when enabled. |
| 6 | A5 | input | Buffer/driver data input 5; TTL-compatible levels VIH≥2V, VIL≤0.8V, max input current ±1µA, passed to Y5 when enabled. |
| 7 | A6 | input | Buffer/driver data input 6; TTL-compatible levels VIH≥2V, VIL≤0.8V, max input current ±1µA, passed to Y6 when enabled. |
| 8 | A7 | input | Buffer/driver data input 7; TTL-compatible levels VIH≥2V, VIL≤0.8V, max input current ±1µA, passed to Y7 when enabled. |
| 9 | A8 | input | Buffer/driver data input 8; TTL-compatible levels VIH≥2V, VIL≤0.8V, max input current ±1µA, passed to Y8 when enabled. |
| 10 | GND | power_in | Ground reference (0 V) supply pin. |
| 11 | OE2 | input | Active-low output-enable input; part of 2-input NOR enable gate-if OE1 or OE2 is high, all eight Y outputs go to the high-impedance state (VIH≥2V, VIL≤0.8V). |
| 12 | Y8 | tri_state | Tri-state buffered output driven from A8; outputs true data (Y=A) when both OE1 and OE2 are low, else high-impedance; drives ±6mA at VCC=5V. |
| 13 | Y7 | tri_state | Tri-state buffered output driven from A7; outputs true data (Y=A) when both OE1 and OE2 are low, else high-impedance; drives ±6mA at VCC=5V. |
| 14 | Y6 | tri_state | Tri-state buffered output driven from A6; outputs true data (Y=A) when both OE1 and OE2 are low, else high-impedance; drives ±6mA at VCC=5V. |
| 15 | Y5 | tri_state | Tri-state buffered output driven from A5; outputs true data (Y=A) when both OE1 and OE2 are low, else high-impedance; drives ±6mA at VCC=5V. |
| 16 | Y4 | tri_state | Tri-state buffered output driven from A4; outputs true data (Y=A) when both OE1 and OE2 are low, else high-impedance; drives ±6mA at VCC=5V. |
| 17 | Y3 | tri_state | Tri-state buffered output driven from A3; outputs true data (Y=A) when both OE1 and OE2 are low, else high-impedance; drives ±6mA at VCC=5V. |
| 18 | Y2 | tri_state | Tri-state buffered output driven from A2; outputs true data (Y=A) when both OE1 and OE2 are low, else high-impedance; drives ±6mA at VCC=5V. |
| 19 | Y1 | tri_state | Tri-state buffered output driven from A1; outputs true data (Y=A) when both OE1 and OE2 are low, else high-impedance; drives ±6mA at VCC=5V. |
| 20 | VCC | power_in | Positive supply voltage pin; recommended operating range 4.5V to 5.5V (absolute maximum 7V). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOIC-20 |
| Category | Logic |
| Pins | 20 |
CAD (KiCad official)
- Symbol:
SN74HCT541DWR - Footprint:
Package_SO:SOIC-20W_7.5x12.8mm_P1.27mm - 3D model: SOIC-20 (KiCad packages3D, STEP)
- 3D model files:
sn74hct541dwr-etched.step/sn74hct541dwr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);sn74hct541dwr.step/sn74hct541dwr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (30 pp, sha256
429686d50f7863c5, retrieved 2026-09-23, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).