component
TPS2483PWR
Public Made by Adomby adom
Texas Instruments Supervisor And Reset ICs, TSSOP-20. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownTPS2483PWR
Texas Instruments · Supervisor And Reset ICs · TSSOP-20
TPS2483PWR from Texas Instruments, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | SDA | bidirectional | Serial-bus data line, open-drain input/output; the device supports Fast (1 kHz to 400 kHz) and High-speed (1 kHz to 3.4 MHz) I2C/SMBus modes. |
| 2 | SCL | input | Serial-bus clock line, high-impedance input that serves as the clock input for the serial-bus interface. |
| 3 | ALERT | output | Serial-bus multi-function alert signal, open-drain output that can be programmed to go low when a user-defined threshold has been exceeded. |
| 4 | VS | power_in | Monitor section bias-supply input for POR1, control logic, ADC and serial-bus interface, typically between 2.7 V and 5.5 V. |
| 5 | N/C | unconnected | No connection; tie to GND or float. |
| 6 | EN | input | Hotswap section enable input with hysteresis between its upper and lower thresholds; it can be tied to VCC to always enable the device. |
| 7 | VREF | power_in | Reference voltage output used to set the power-limit threshold on PROG; reference source current is specified as 0 to 1 mA. |
| 8 | PROG | input | Pass-MOSFET power-limit programming input, normally 0.4 V to 4.0 V, with voltages greater than 4 V not to be applied. |
| 9 | TIMER | input | Connect the fault timing capacitor from TIMER to GND; the pin should be tied to ground if the timer feature is not used. |
| 10 | GND | power_in | System ground; common reference for all other input and output voltages. |
| 11 | PG | output | Open-drain power-good output based on VSENSE - VOUT, going high-impedance after pass-MOSFET VDS falls below 1.25 V and a 9-ms deglitch time has elapsed. |
| 12 | OUT | input | Input that senses pass-MOSFET source voltage for power-limit protection and PG determination; if the load can drive OUT below ground, a clamp diode is required to keep VOUT above -0.3 V. |
| 13 | GATE | output | Pass-MOSFET gate-drive output with a 22 µA pull-up from the internal charge pump and a pull-down to ground of at least 75 mA. |
| 14 | SENSE | input | Input that senses pass-MOSFET drain voltage and the downstream side of the current-shunt RS; it should not be driven to a large voltage difference from VCC. |
| 15 | VCC | power_in | Hotswap section bias-supply input and positive reference for current-shunt sensing; it must exceed the POR2 threshold (about 6 V) and UVLO turn-on threshold (about 8.4 V) before GATE is driven, with recommended range 9 V to 80 V. |
| 16 | GND | power_in | System ground; common reference for all other input and output voltages. |
| 17 | VINM | input | Negative differential shunt voltage input, Kelvin-connected to the negative (load) side of the shunt resistor, which also measures bus voltage to GND within the 0 V to 36 V monitor input range. |
| 18 | VINP | input | Positive differential shunt voltage input, Kelvin-connected to the positive (source) side of the shunt resistor. |
| 19 | A1 | input | Serial-bus address input, connected to GND, SCL, SDA or VS to select the slave address per Table 8. |
| 20 | A0 | input | Serial-bus address input, connected to GND, SCL, SDA or VS to select the slave address per Table 8. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | TSSOP-20 |
| Category | Power Management (PMIC) |
| Pins | 20 |
CAD (KiCad official)
- Symbol:
TPS2483PWR - Footprint:
Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm - 3D model: TSSOP-20 (KiCad packages3D, STEP)
- 3D model files:
tps2483pwr-etched.step/tps2483pwr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tps2483pwr.step/tps2483pwr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (58 pp, sha256
4af3cee11d85aa57, retrieved 2026-10-09, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).