Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

CBM8629AS8

Corebai Microelectronics · Precision Op Amps · SOP-8

CBM8629AS8 from Corebai Microelectronics, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT_A output Output terminal of amplifier A.
2 -IN_A input Inverting input terminal of amplifier A.
3 +IN_A input Non-inverting input terminal of amplifier A.
4 V- power_in Negative power supply terminal; the part supports 2.7 V to 5 V single supply or ±1.35 V to ±2.5 V dual supply.
5 +IN_B input Non-inverting input terminal of amplifier B.
6 -IN_B input Inverting input terminal of amplifier B.
7 OUT_B output Output terminal of amplifier B.
8 V+ power_in Positive power supply terminal; the part supports 2.7 V to 5 V single supply or ±1.35 V to ±2.5 V dual supply.

Key specifications

Parameter Value
Manufacturer Corebai Microelectronics
Package SOP-8
Category Amplifiers/Comparators
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input offset voltage VOS 1 5 μV VS = 5 V, VCM = VS/2, TA = 25°C 6
Input offset voltage drift dVos/dT 0.002 0.02 μV/℃ −40°C ≤ TA ≤ +125°C 6
Input bias current IB 30 100 pA VS = 5 V, VCM = VS/2, TA = 25°C 6
Input offset current Ios 50 200 pA VS = 5 V, VCM = VS/2, TA = 25°C 6
Input voltage range 0 5 V VS = 5 V, VCM = VS/2, TA = 25°C 6
Common-mode rejection ratio CMRR 120 140 dB VCM = 0 V to 5 V 6
Open-loop voltage gain AOL 125 145 dB RL = 10kΩ, VO = 0.3 V to 4.7 V 6
High-level output voltage VOH 4.99 4.996 V RL = 100kΩ to ground 6
High-level output voltage VOH 4.95 4.98 V RL = 10kΩ to ground 6
Low-level output voltage VOL 1 5 mV RL = 100kΩ to V+ 6
Low-level output voltage VOL 10 20 mV RL = 10kΩ to V+ 6
Short-circuit current limit ISC 25 50 mA VS = 5 V 6
Output current IOUT -30 30 mA VS = 5 V 6
Power supply rejection ratio PSRR 115 130 dB Vs = 2.7V to 5.5V 6
Supply current per amplifier ISY 0.85 1.1 mA VO = VS/2 6
Input offset voltage VOS 1 5 μV VS = 2.7 V, VCM = VS/2, TA = 25°C 7
Input offset voltage drift dVos/dT 0.002 0.02 μV/℃ −40°C ≤ TA ≤ +125°C 7
Input bias current IB 30 100 pA VS = 2.7 V, VCM = VS/2, TA = 25°C 7
Input offset current Ios 50 200 pA VS = 2.7 V, VCM = VS/2, TA = 25°C 7
Input voltage range 0 2.7 V VS = 2.7 V, VCM = VS/2, TA = 25°C 7
Common-mode rejection ratio CMRR 115 130 dB VCM = 0 V to 2.7 V 7
Open-loop voltage gain AOL 110 140 dB RL = 10kΩ, VO = 0.3 V to 2.4 V 7
High-level output voltage VOH 2.68 2.695 V RL = 100kΩ to ground 7
High-level output voltage VOH 2.67 2.68 V RL = 10kΩ to ground 7
Low-level output voltage VOL 1 5 mV RL = 100kΩ to V+ 7
Low-level output voltage VOL 10 20 mV RL = 10kΩ to V+ 7
Short-circuit current limit ISC 10 15 mA VS = 2.7 V 7
Output current IOUT -10 10 mA VS = 2.7 V 7
Power supply rejection ratio PSRR 115 130 dB Vs = 2.7V to 5.5V 7
Supply current per amplifier ISY 0.75 1 mA VO = VS/2 7
Supply voltage 6 V 5
Differential input voltage -5 5 V 5
Operating temperature range -40 125 °C All packages 5
Storage temperature range -65 150 °C All packages 5
Junction temperature range -65 150 °C All packages 5
Lead temperature (soldering, 60 s) 300 °C Soldering, 60 s 5
Thermal resistance junction-to-ambient, SOP-8 θJA 105 ℃/W SOP-8 package 5
Thermal resistance junction-to-case, SOP-8 θJC 43 ℃/W SOP-8 package 5

CAD (KiCad official)

  • Symbol: CBM8629AS8
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: cbm8629as8-etched.step / cbm8629as8-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cbm8629as8.step / cbm8629as8.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Corebai Microelectronics datasheet (15 pp, sha256 681675df10423995, retrieved 2026-10-27, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF