Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

DIO2133CT14

DIOO · Audio Power OpAmps · TSSOP-14

DIO2133CT14 from DIOO, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 +INR input Right-channel positive (non-inverting) differential audio input. AC-coupled through CIN to source; gain set by external RIN and Rfb.
2 -INR input Right-channel negative (inverting) differential audio input. Feedback resistor Rfb connects between this pin and OUTR to set closed-loop gain (±1V/V to ±10V/V).
3 OUTR output Right-channel audio output. Drives 600Ω load direct-coupled (no DC-blocking cap required) up to 3Vrms with 5V supply; HBM ESD-protected to 8kV.
4 SGND power_in Signal (analog) ground reference for the audio input stages. Tie to system analog ground plane; keep isolated from PGND return currents.
5 EN input Chip enable, active-high (VIH ≥ 1.2V at VDD=5V, ≥1.1V at 3.3V; VIL ≤ 0.4V/0.3V). Driving EN low places the device in shutdown with ~90dB input-to-output attenuation and ≤1mA IDD.
6 PVSS power_out Negative supply rail generated by the internal charge pump. Bypass to ground with a 1µF CPVSS reservoir capacitor; provides the negative rail that eliminates the need for output DC-blocking capacitors.
7 CN bidirectional Charge-pump flying capacitor negative terminal. Connect a 1µF CPUMP capacitor between CP (pin 8) and CN; switching frequency ≈310kHz.
8 CP bidirectional Charge-pump flying capacitor positive terminal. Connect a 1µF CPUMP capacitor between CP and CN (pin 7).
9 PVDD power_in Positive supply input, 3.0V to 5.5V (absolute max 7.5V). Powers the driver and charge pump; bypass locally to PGND. IDD ≈ 11mA at 3.3V, 12mA at 5V (no load).
10 PGND power_in Power ground return for PVDD and the charge-pump output stage. Route as low-impedance path to the supply bypass; separate from SGND at a single star point.
11 UVP input External under-voltage detection input; typical threshold VUVP = 1.11V (1.08V min, 1.14V max) with 5µA hysteresis current. Drive from a resistor divider off the monitored rail; when the divided voltage falls below VUVP the outputs are muted for pop-free shutdown.
12 OUTL output Left-channel audio output. Drives 600Ω load direct-coupled (no DC-blocking cap required) up to 3Vrms with 5V supply; HBM ESD-protected to 8kV.
13 -INL input Left-channel negative (inverting) differential audio input. Feedback resistor Rfb connects between this pin and OUTL to set closed-loop gain (±1V/V to ±10V/V).
14 +INL input Left-channel positive (non-inverting) differential audio input. AC-coupled through CIN to source; gain set by external RIN and Rfb.

Key specifications

Parameter Value
Manufacturer DIOO
Package TSSOP-14
Category Op-amp/Cmp
Pins 14

Ordering variants

Same part, different packaging or reel option.

  • DIO2133CT14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply Voltage -0.3 7.5 V 3
Minimum load impedance 600 Ω 3
EN to GND -0.3 V 3
Storage Temperature Range -65 150 °C 3
Junction Temperature -65 150 °C 3
HBM ESD, Output Pins 8 kV HBM, JESD22-A114, output pins 3
Supply Voltage VDD 3 5 5.5 V 3
Operating Temperature Range TA -40 85 °C 3
Output Offset Voltage VOS -3.3 0 3.3 mV VDD=3-5V, Input grounded, unity gain 4
External under-voltage detection VUVP 1.08 1.11 1.14 V 4
Thermal resistance, junction to ambient ӨJA 115 °C/W TSSOP-14 3
EN High level Input Voltage VIH 1.2 V VDD=5V 3
EN High level Input Voltage VIH 1.1 V VDD=3.3V 3
EN Low level Input Voltage VIL 0.4 V VDD=5V 3
EN Low level Input Voltage VIL 0.3 V VDD=3.3V 3
VDD Over Voltage Protection OVP 5.7 V VDD>5.5V, then IC shut down 4
Power supply rejection ratio PSRR 90 dB 4
High level output voltage VOH 4.9 V VDD=5V,RL=2.5kΩ 4
High level output voltage VOH 3.2 V VDD=3.3V,RL=2.5kΩ 4
Low level output voltage VOL -4.8 V VDD=5V,RL=2.5kΩ 4
Low level output voltage VOL -3.1 V VDD=3.3V,RL=2.5kΩ 4
EN high level input current IIH 1 µA VDD=5V,VI=VDD 4
EN low level input current IIL 1 µA VDD=5V,VI=0V 4
Supply current IDD 11 mA VDD=3.3V, VI=VDD, No load 4
Supply current IDD 12 mA VDD=5V, VI=VDD, No load 4
Supply current, shut down mode IDD 1 mA Shut down mode, VDD=3-5V 4
Output Voltage VO 2.05 VRMS THD=1%, VDD=3.3V, f=1kHz 4
Total harmonic distortion + noise THD+N 0.001 % VO=2VRMS, f=1kHz, RL=600Ω 4
Channel crosstalk XTALK 95 dB VO=2VRMS, f=1kHz 4
Maximum output current IO 60 mA VDD=3.3V 4
Signal noise ratio SNR 112 dB VO=2VRMS, BW=22kHz, A-weighted 4
Slew rate SR 12 V/µs 4
Noise output voltage VN 4.5 µVRMS BW=20Hz to 22kHz,VDD=3.3V 4
Unity gain bandwidth GBW 7 MHz 4
Open loop voltage gain AVO 140 dB 4
External under-voltage detection hysteresis current IHys 5 µA 4
Charge pump frequency fCP 310 kHz 4
Input-to-output attenuation in shutdown 90 dB EN=0V 4
Output Voltage VO 3.01 VRMS THD=1%, VDD=5V, f=1kHz 5
Output Voltage VO 3.1 VRMS THD=1%, VDD=5V, f=1kHz, RL=100kΩ 5
Total harmonic distortion + noise THD+N 0.001 % VO=3VRMS, f=1kHz, RL=600Ω 5
Channel crosstalk XTALK 95 dB VO=3VRMS, f=1kHz 5
Maximum output current IO 60 mA VDD=5V 5
Signal noise ratio SNR 112 dB VO=3VRMS, BW=22kHz, A-weighted 5
Slew rate SR 12 V/µs 5
Noise output voltage VN 5.1 µVRMS BW=20Hz to 22kHz,VDD=5V 5
Unity gain bandwidth GBW 7 MHz 5
Open loop voltage gain AVO 140 dB 5
External under-voltage detection hysteresis current IHys 5 µA 5
Charge pump frequency fCP 310 kHz 5
Input-to-output attenuation in shutdown 90 dB EN=0V 5

CAD (KiCad official)

  • Symbol: DIO2133CT14
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)
  • 3D model files: dio2133ct14-etched.step / dio2133ct14-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); dio2133ct14.step / dio2133ct14.glb are the bare package body.

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
dio2133ct14.step 194 KB You want the bare part, or you mark your own boards.
dio2133ct14-etched.step 2.4 MB You want the part with DIO2133CT14 already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 611 faces against 237 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: DIOO datasheet (14 pp, sha256 f9f0b81bf6b10241, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF