Symbol & Footprint

Schematic Symbol

Open full view ↗

PCB Footprint

Open full view ↗
Contents

README

markdown

LP3993-50B3F

LOWPOWER · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-23

LP3993-50B3F from LOWPOWER, in a SOT-23. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND power_in Ground reference for the regulator. Return path for input and output capacitors; connect to a clean analog ground.
2 Vout power_out Regulated 5.0V output pin, capable of sourcing up to 200mA. Requires a ceramic output capacitor of at least 10µF (ESR > 25mΩ) placed within 0.5 inch of the pin for stability.
3 Vin power_in Power input pin, accepts up to 24V (absolute max 30V). Requires an input capacitor of at least 10µF (ceramic or tantalum) within 0.5 inch of the pin.

Key specifications

Parameter Value
Manufacturer LOWPOWER
Package SOT-23
Category PMIC
Pins 3

Ordering variants

Same part, different packaging or reel option.

  • LP3993-50B3F
  • LP3993-50B3FX3F

CAD (KiCad official)

  • Symbol: LP3993-50B3F
  • Footprint: Package_TO_SOT_SMD:SOT-23
  • 3D model: SOT-23 (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: LOWPOWER datasheet (7 pp, sha256 ee006a91df49e525, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF