component
AP2202K-3.3TRG1
Public Made by Adomby adom
Diodes Incorporated Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOT-23-5. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Contents
README
markdownAP2202K-3.3TRG1
Diodes Incorporated · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-23-5
AP2202K-3.3TRG1 from Diodes Incorporated, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VIN | power_in | Supply input voltage. Recommended operating range 2.5V to 13.2V (absolute max 15V). For normal regulation VIN must be at least VOUT + 0.165V (dropout). A 1.0μF input capacitor (CIN) is recommended. |
| 2 | GND | power_in | Device ground and current return. Ground pin current is typically 95μA at IOUT=0μA and up to ~1.3mA at IOUT=150mA. |
| 3 | EN | input | Enable input, CMOS/TTL compatible. Logic high (VEN ≥ 2.0V) enables the regulator; logic low (VEN ≤ 0.4V) puts the device into low-power shutdown (ISTD ~0.01μA typ, 1μA max). Do not float; tie to VIN if always-on operation is desired. Absolute max VEN = 15V. |
| 4 | BYP | passive | Bypass pin for low-noise operation on the fixed-voltage (AP2202K-3.3) version. Connect an external capacitor (typ. 100pF) from BYP to GND to bypass the internal bandgap reference, reducing output noise (typ. 260 nV/√Hz with CBYP=100pF, COUT=2.2μF, IOUT=50mA). On the AP2202-ADJ variant this pin is instead ADJ (feedback input). |
| 5 | VOUT | power_out | Regulated output voltage, 3.3V ±1% (fixed for the -3.3 option). Delivers up to 150mA. Requires a 2.2μF output capacitor (COUT) for stability. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Diodes Incorporated |
| Package | SOT-23-5 |
| Category | PMIC |
| Pins | 5 |
Ordering variants
Same part, different packaging or reel option.
AP2202K-3.3TRG1AP2202K-3.3TRG1K-2.5TRG1AP2202K-3.3TRG1K-2.6TRG1AP2202K-3.3TRG1K-2.8TRG1AP2202K-3.0TRG1AP2202K-3.3TRG1K-ADJTRG1AP2202K-3.3TRG1Y-3.3TRG1AP2202K-3.3TRG1Y-2.5TRG1AP2202K-3.3TRG1Y-2.6TRG1AP2202K-3.3TRG1Y-2.8TRG1AP2202K-3.3TRG1Y-3.0TRG1
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply Input Voltage | VIN | 15 | V | 4 | |||
| Enable Input Voltage | VEN | 15 | V | 4 | |||
| Lead Temperature (Soldering) | TLEAD | 260 | °C | Soldering, 10sec | 4 | ||
| Junction Temperature | TJ | 150 | °C | 4 | |||
| Storage Temperature | TSTG | -65 | 150 | °C | 4 | ||
| ESD (Machine Model) | 200 | V | 4 | ||||
| Supply Input Voltage (recommended) | VIN | 2.5 | 13.2 | V | 4 | ||
| Enable Input Voltage (recommended) | VEN | 0 | 13.2 | V | 4 | ||
| Operating Junction Temperature | TJ | -40 | 125 | °C | 4 | ||
| Output Voltage Accuracy | VOUT/VOUT | -1 | 1 | % | Variation from Specified VOUT; TJ = +25°C | 15 | |
| Output Voltage Accuracy (over temperature) | VOUT/VOUT | -2 | 2 | % | Variation from Specified VOUT; over -40°C ≤ TJ ≤ +125°C (bold) | 15 | |
| Output Voltage Temperature Coefficient | ∆VOUT/∆T | 120 | µV/°C | 15 | |||
| Output Voltage Temperature Coefficient (ppm) | (∆VOUT/VOUT)/∆T | 36.3 | ppm/°C | 15 | |||
| Line Regulation | VRLINE | 1 | 5 | mV | VIN = 4.3V to 13.2V; TJ = +25°C | 15 | |
| Line Regulation (over temperature) | VRLINE | 15 | mV | VIN = 4.3V to 13.2V | 15 | ||
| Load Regulation | VRLOAD | 1 | 8 | mV | IOUT = 0.1mA to 150mA; TJ = +25°C | 15 | |
| Load Regulation (over temperature) | VRLOAD | 17 | mV | IOUT = 0.1mA to 150mA | 15 | ||
| Dropout Voltage | VDROP | 15 | 50 | mV | IOUT = 100µA; TJ = +25°C | 15 | |
| Dropout Voltage (over temperature) | VDROP | 70 | mV | IOUT = 100µA | 15 | ||
| Dropout Voltage | VDROP | 110 | 150 | mV | IOUT = 50mA; TJ = +25°C | 15 | |
| Dropout Voltage (over temperature) | VDROP | 230 | mV | IOUT = 50mA | 15 | ||
| Dropout Voltage | VDROP | 140 | 250 | mV | IOUT = 100mA; TJ = +25°C | 15 | |
| Dropout Voltage (over temperature) | VDROP | 300 | mV | IOUT = 100mA | 15 | ||
| Dropout Voltage | VDROP | 165 | 275 | mV | IOUT = 150mA; TJ = +25°C | 15 | |
| Dropout Voltage (over temperature) | VDROP | 350 | mV | IOUT = 150mA | 15 | ||
| Standby Current | ISTD | 0.01 | 1 | µA | VEN ≤ 0.4V (Shutdown) | 15 | |
| Standby Current | ISTD | 5 | µA | VEN ≤ 0.18V (Shutdown) | 15 | ||
| Ground Pin Current | IGND | 95 | 130 | µA | VEN ≥ 2.0V, IOUT = 0µA; TJ = +25°C | 15 | |
| Ground Pin Current (over temperature) | IGND | 150 | µA | VEN ≥ 2.0V, IOUT = 0µA | 15 | ||
| Ground Pin Current | IGND | 98 | 140 | µA | VEN ≥ 2.0V, IOUT = 100µA; TJ = +25°C | 15 | |
| Ground Pin Current (over temperature) | IGND | 160 | µA | VEN ≥ 2.0V, IOUT = 100µA | 15 | ||
| Ground Pin Current | IGND | 350 | 600 | µA | VEN ≥ 2.0V, IOUT = 50mA; TJ = +25°C | 15 | |
| Ground Pin Current (over temperature) | IGND | 800 | µA | VEN ≥ 2.0V, IOUT = 50mA | 15 | ||
| Ground Pin Current | IGND | 600 | 1000 | µA | VEN ≥ 2.0V, IOUT = 100mA; TJ = +25°C | 15 | |
| Ground Pin Current (over temperature) | IGND | 1500 | µA | VEN ≥ 2.0V, IOUT = 100mA | 15 | ||
| Ground Pin Current | IGND | 1300 | 1900 | µA | VEN ≥ 2.0V, IOUT = 150mA; TJ = +25°C | 15 | |
| Ground Pin Current (over temperature) | IGND | 2500 | µA | VEN ≥ 2.0V, IOUT = 150mA | 15 | ||
| Current Limit | ILIMIT | 320 | 550 | mA | VOUT = 0V | 15 | |
| Enable Input Logic-Low Voltage | VIL | 0.4 | V | Regulator Shutdown; TJ = +25°C | 16 | ||
| Enable Input Logic-Low Voltage (over temperature) | VIL | 0.18 | V | Regulator Shutdown | 16 | ||
| Enable Input Logic-High Voltage | VIH | 2 | V | Regulator Enabled | 16 | ||
| Enable Input Logic-Low Current | IIL | 0.01 | 1 | µA | VIL ≤ 0.4V | 16 | |
| Enable Input Logic-Low Current (over temperature) | IIL | 2 | µA | VIL ≤ 0.18V | 16 | ||
| Enable Input Logic-High Current | IIH | 5 | 20 | µA | VIH ≥ 2.0V; TJ = +25°C | 16 | |
| Enable Input Logic-High Current (over temperature) | IIH | 25 | µA | VIH ≥ 2.0V | 16 | ||
| Thermal Resistance Junction-to-Ambient (no heatsink) | θJA | 200 | °C/W | SOT-23-5, no heatsink | 4 | ||
| Thermal Resistance Junction-to-Case | θJC | 63.4 | °C/W | SOT-23-5 | 16 |
CAD (KiCad official)
- Symbol:
AP2202K-3.3TRG1 - Footprint:
Package_TO_SOT_SMD:SOT-23-5 - 3D model: SOT-23-5 (KiCad packages3D, STEP)
- 3D model files:
ap2202k-3-3trg1-etched.step/ap2202k-3-3trg1-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ap2202k-3-3trg1.step/ap2202k-3-3trg1.glbare the bare package body.
3D model downloads
Two STEP files. Same geometry, different body top:
| File | Size | Use it when |
|---|---|---|
ap2202k-3-3trg1.step |
85 KB | You want the bare part, or you mark your own boards. |
ap2202k-3-3trg1-etched.step |
2.6 MB | You want the part with AP2202K-3.3TRG1 already on it. |
The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 639 faces against 102 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Diodes Incorporated datasheet (26 pp, sha256
ac902c499d16dc61, retrieved 2026-08-17, tier: manufacturer) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).