component
GS8052-SR
Public Made by Adomby adom
Gainsil Operational Amplifier, SOP-8. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Contents
README
markdownGS8052-SR
Gainsil · Operational Amplifier · SOP-8
GS8052-SR from Gainsil, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | OUTA | output | Amplifier A output. Rail-to-rail output, typically swings to within 8mV of the supply rails into >1kΩ loads and 30mV into 150Ω loads. Sources/sinks up to 80mA (min 60mA). |
| 2 | INA- | input | Amplifier A inverting input. High-impedance CMOS input (typical bias current 1pA). Common-mode voltage range: -0.2V to +3.8V (relative to Vss on a 5V supply). |
| 3 | INA+ | input | Amplifier A non-inverting input. High-impedance CMOS input (typical bias current 1pA). Must remain within Vss-0.5V to VDD+0.5V absolute maximum. |
| 4 | VSS | power_in | Negative supply / ground. Tie to GND for single-supply operation, or to -1.25V to -2.75V for dual-supply operation. Bypass to ground with a 0.1µF ceramic close to the pin (dual-supply case). |
| 5 | INB+ | input | Amplifier B non-inverting input. High-impedance CMOS input (typical bias current 1pA). Must remain within Vss-0.5V to VDD+0.5V absolute maximum. |
| 6 | INB- | input | Amplifier B inverting input. High-impedance CMOS input (typical bias current 1pA). Common-mode voltage range: -0.2V to +3.8V (relative to Vss on a 5V supply). |
| 7 | OUTB | output | Amplifier B output. Rail-to-rail output, typically swings to within 8mV of the supply rails into >1kΩ loads and 30mV into 150Ω loads. Sources/sinks up to 80mA (min 60mA). |
| 8 | VDD | power_in | Positive supply. +2.5V to +5.5V single-supply operating range (absolute max +7.5V referenced to VSS). Bypass to ground with a 0.1µF ceramic capacitor close to the pin. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Gainsil |
| Package | SOP-8 |
| Category | Op-amp/Cmp |
| Pins | 8 |
Ordering variants
Same part, different packaging or reel option.
GS8052-SRGS8052-SRMRGS8052-SRFR
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Input Offset Voltage | VOS | -9.8 | 2 | 9.8 | mV | 4 | |
| Open-Loop Gain | AOL | 73 | dB | VO = 0.3V to 4.7V, RL = 150Ω | 4 | ||
| Open-Loop Gain | AOL | 80 | dB | VO = 0.2V to 4.8V, RL = 1kΩ | 4 | ||
| Common-Mode Rejection Ratio | CMRR | 62 | dB | VCM = -0.1V to +3.5V | 4 | ||
| Output Current | 60 | mA | 5 | ||||
| Operating Voltage Range | 2.7 | V | 5 | ||||
| Operating Voltage Range | 5.5 | V | 5 | ||||
| Quiescent Current (per amplifier) | IQ | 2.8 | 3.65 | mA | 5 | ||
| Power Supply Rejection Ratio | PSRR | 62 | dB | ΔVS = +2.7V to +5.5V, VCM = (-VS) +0.5 | 5 | ||
| Power Supply Voltage (VDD to Vss) | -0.5 | 7.5 | V | VDD to Vss | 2 | ||
| Operating Temperature Range | -40 | 125 | °C | 2 | |||
| Junction Temperature | 160 | °C | 2 | ||||
| Storage Temperature Range | -55 | 150 | °C | 2 | |||
| Lead Temperature | 260 | °C | soldering, 10sec | 2 | |||
| ESD Susceptibility HBM | 6 | KV | HBM | 2 | |||
| ESD Susceptibility MM | 400 | V | MM | 2 | |||
| Package Thermal Resistance SOP-8 (junction-to-ambient) | θJA | 125 | °C/W | TA=+25°C | 2 |
CAD (KiCad official)
- Symbol:
GS8052-SR - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOP-8 (KiCad packages3D, STEP)
- 3D model files:
gs8052-sr-etched.step/gs8052-sr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);gs8052-sr.step/gs8052-sr.glbare the bare package body.
3D model downloads
Two STEP files. Same geometry, different body top:
| File | Size | Use it when |
|---|---|---|
gs8052-sr.step |
122 KB | You want the bare part, or you mark your own boards. |
gs8052-sr-etched.step |
2.4 MB | You want the part with GS8052-SR already on it. |
The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 573 faces against 147 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Gainsil datasheet (22 pp, sha256
ca76cde4b640e8a0, retrieved 2026-08-17, tier: lcsc) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).