Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

74HC366D

Nexperia · Buffers, Drivers, Receivers, Transceivers · SOIC-16

74HC366D from Nexperia, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OE1 input Output enable input (active LOW); a HIGH on OE1 forces the outputs to the high-impedance OFF-state.
2 1A input Data input 1A; recommended input voltage range is 0 V to VCC and the inputs include clamp diodes.
3 1Y tri_state Inverting 3-state data output 1Y; high impedance (Z) when OE1 or OE2 is HIGH.
4 2A input Data input 2A; recommended input voltage range is 0 V to VCC and the inputs include clamp diodes.
5 2Y tri_state Inverting 3-state data output 2Y; high impedance (Z) when OE1 or OE2 is HIGH.
6 3A input Data input 3A; recommended input voltage range is 0 V to VCC and the inputs include clamp diodes.
7 3Y tri_state Inverting 3-state data output 3Y; high impedance (Z) when OE1 or OE2 is HIGH.
8 GND power_in Ground (0 V).
9 4Y tri_state Inverting 3-state data output 4Y; high impedance (Z) when OE1 or OE2 is HIGH.
10 4A input Data input 4A; recommended input voltage range is 0 V to VCC and the inputs include clamp diodes.
11 5Y tri_state Inverting 3-state data output 5Y; high impedance (Z) when OE1 or OE2 is HIGH.
12 5A input Data input 5A; recommended input voltage range is 0 V to VCC and the inputs include clamp diodes.
13 6Y tri_state Inverting 3-state data output 6Y; high impedance (Z) when OE1 or OE2 is HIGH.
14 6A input Data input 6A; recommended input voltage range is 0 V to VCC and the inputs include clamp diodes.
15 OE2 input Output enable input (active LOW); a HIGH on OE2 forces the outputs to the high-impedance OFF-state.
16 VCC power_in Supply voltage; recommended range 2.0 V to 6.0 V for 74HC366 and 4.5 V to 5.5 V for 74HCT366, absolute maximum +7 V.

Key specifications

Parameter Value
Manufacturer Nexperia
Package SOIC-16
Category Logic
Pins 16

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
supply voltage VCC -0.5 7 V 4
input clamping current IIK -20 20 mA VI < -0.5 V or VI > VCC + 0.5 V 4
output clamping current IOK -20 20 mA VO < -0.5 V or VO > VCC + 0.5 V 4
output current IO -35 35 mA VO = -0.5 V to (VCC + 0.5 V) 4
supply current ICC 70 mA 4
ground current IGND -70 mA 4
storage temperature Tstg -65 150 °C 4
total power dissipation Ptot 500 mW note [1]: SO16 derates 12.4 mW/K above 110 °C 4
supply voltage VCC 2 5 6 V 74HC366 4
input voltage VI 0 V max printed as VCC 4
output voltage VO 0 V max printed as VCC 4
ambient temperature Tamb -40 25 125 °C 4
input transition rise and fall rate Δt/ΔV 625 ns/V VCC = 2.0 V 4
input transition rise and fall rate Δt/ΔV 1.67 139 ns/V VCC = 4.5 V 4
input transition rise and fall rate Δt/ΔV 83 ns/V VCC = 6.0 V 4
HIGH-level input voltage VIH 1.5 V Tamb = -40 °C to +125 °C; VCC = 2.0 V 6
HIGH-level input voltage VIH 3.15 V Tamb = -40 °C to +125 °C; VCC = 4.5 V 6
HIGH-level input voltage VIH 4.2 V Tamb = -40 °C to +125 °C; VCC = 6.0 V 6
LOW-level input voltage VIL 0.5 V Tamb = -40 °C to +125 °C; VCC = 2.0 V 6
LOW-level input voltage VIL 1.35 V Tamb = -40 °C to +125 °C; VCC = 4.5 V 6
LOW-level input voltage VIL 1.8 V Tamb = -40 °C to +125 °C; VCC = 6.0 V 6
HIGH-level output voltage VOH 1.9 V Tamb = -40 °C to +125 °C; IO = -20 μA; VCC = 2.0 V; VI = VIH or VIL 6
HIGH-level output voltage VOH 4.4 V Tamb = -40 °C to +125 °C; IO = -20 μA; VCC = 4.5 V; VI = VIH or VIL 6
HIGH-level output voltage VOH 5.9 V Tamb = -40 °C to +125 °C; IO = -20 μA; VCC = 6.0 V; VI = VIH or VIL 6
HIGH-level output voltage VOH 3.7 V Tamb = -40 °C to +125 °C; IO = -6.0 mA; VCC = 4.5 V; VI = VIH or VIL 6
HIGH-level output voltage VOH 5.2 V Tamb = -40 °C to +125 °C; IO = -7.8 mA; VCC = 6.0 V; VI = VIH or VIL 6
LOW-level output voltage VOL 0.1 V Tamb = -40 °C to +125 °C; IO = 20 μA; VCC = 2.0 V; VI = VIH or VIL 6
LOW-level output voltage VOL 0.4 V Tamb = -40 °C to +125 °C; IO = 6.0 mA; VCC = 4.5 V; VI = VIH or VIL 6
input leakage current II -1 1 μA Tamb = -40 °C to +125 °C; VI = VCC or GND; VCC = 6.0 V 6
OFF-state output current IOZ -10 10 μA Tamb = -40 °C to +125 °C; VI = VIH or VIL; VO = VCC or GND; VCC = 6.0 V 6
supply current ICC 160 μA Tamb = -40 °C to +125 °C; VI = VCC or GND; IO = 0 A; VCC = 6.0 V 6
propagation delay nA to nY tpd 150 ns Tamb = -40 °C to +125 °C; nA to nY; see Fig. 6; VCC = 2.0 V; CL = 50 pF 9
propagation delay nA to nY tpd 30 ns Tamb = -40 °C to +125 °C; nA to nY; see Fig. 6; VCC = 4.5 V; CL = 50 pF 9
propagation delay nA to nY tpd 26 ns Tamb = -40 °C to +125 °C; nA to nY; see Fig. 6; VCC = 6.0 V; CL = 50 pF 9
enable time ten 225 ns Tamb = -40 °C to +125 °C; OEn to nY; see Fig. 7; VCC = 2.0 V; CL = 50 pF 9
enable time ten 45 ns Tamb = -40 °C to +125 °C; OEn to nY; see Fig. 7; VCC = 4.5 V; CL = 50 pF 9
enable time ten 38 ns Tamb = -40 °C to +125 °C; OEn to nY; see Fig. 7; VCC = 6.0 V; CL = 50 pF 9
disable time tdis 225 ns Tamb = -40 °C to +125 °C; OEn to nY; see Fig. 7; VCC = 2.0 V; CL = 50 pF 9
disable time tdis 45 ns Tamb = -40 °C to +125 °C; OEn to nY; see Fig. 7; VCC = 4.5 V; CL = 50 pF 9
disable time tdis 38 ns Tamb = -40 °C to +125 °C; OEn to nY; see Fig. 7; VCC = 6.0 V; CL = 50 pF 9
transition time tt 90 ns Tamb = -40 °C to +125 °C; see Fig. 6; VCC = 2.0 V; CL = 50 pF 9
transition time tt 18 ns Tamb = -40 °C to +125 °C; see Fig. 6; VCC = 4.5 V; CL = 50 pF 9
transition time tt 15 ns Tamb = -40 °C to +125 °C; see Fig. 6; VCC = 6.0 V; CL = 50 pF 9
propagation delay nA to nY tpd 33 100 ns Tamb = 25 °C; nA to nY; see Fig. 6; VCC = 2.0 V; CL = 50 pF 8
propagation delay nA to nY tpd 12 20 ns Tamb = 25 °C; nA to nY; see Fig. 6; VCC = 4.5 V; CL = 50 pF 8
propagation delay nA to nY tpd 10 17 ns Tamb = 25 °C; nA to nY; see Fig. 6; VCC = 6.0 V; CL = 50 pF 8
enable time ten 44 150 ns Tamb = 25 °C; OEn to nY; see Fig. 7; VCC = 2.0 V; CL = 50 pF 8
enable time ten 16 30 ns Tamb = 25 °C; OEn to nY; see Fig. 7; VCC = 4.5 V; CL = 50 pF 8
enable time ten 13 26 ns Tamb = 25 °C; OEn to nY; see Fig. 7; VCC = 6.0 V; CL = 50 pF 8
disable time tdis 55 150 ns Tamb = 25 °C; OEn to nY; see Fig. 7; VCC = 2.0 V; CL = 50 pF 8
disable time tdis 20 30 ns Tamb = 25 °C; OEn to nY; see Fig. 7; VCC = 4.5 V; CL = 50 pF 8
disable time tdis 16 26 ns Tamb = 25 °C; OEn to nY; see Fig. 7; VCC = 6.0 V; CL = 50 pF 8
transition time tt 14 60 ns Tamb = 25 °C; see Fig. 6; VCC = 2.0 V; CL = 50 pF 8
transition time tt 5 12 ns Tamb = 25 °C; see Fig. 6; VCC = 4.5 V; CL = 50 pF 8
transition time tt 4 10 ns Tamb = 25 °C; see Fig. 6; VCC = 6.0 V; CL = 50 pF 8

CAD (KiCad official)

  • Symbol: 74HC366D
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16 (KiCad packages3D, STEP)
  • 3D model files: 74hc366d-etched.step / 74hc366d-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74hc366d.step / 74hc366d.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Nexperia datasheet (17 pp, sha256 cf52b906cd27a787, retrieved 2026-10-21, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF