component
STM32F412VET6
Public Made by Adomby adom
STMicroelectronics Microcontrollers (MCU/MPU/SOC), LQFP-100(14x14). Pinout checked against ST's open pin data, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownSTM32F412VET6
STMicroelectronics · Microcontrollers (MCU/MPU/SOC) · LQFP-100(14x14)
STM32F412VET6 from STMicroelectronics, in a LQFP-100(14x14). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model, then checked against ST open pin data); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | PE2 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions TRACECLK, SPI4_SCK/I2S4_CK, SPI5_SCK/I2S5_CK, QUADSPI_BK1_IO2, FSMC_A23, EVENTOUT. |
| 2 | PE3 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions TRACED0, FSMC_A19, EVENTOUT. |
| 3 | PE4 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions TRACED1, SPI4_NSS/I2S4_WS, SPI5_NSS/I2S5_WS, DFSDM1_DATIN3, FSMC_A20, EVENTOUT. |
| 4 | PE5 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions TRACED2, TIM9_CH1, SPI4_MISO, SPI5_MISO, DFSDM1_CKIN3, FSMC_A21, EVENTOUT. |
| 5 | PE6 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions TRACED3, TIM9_CH2, SPI4_MOSI/I2S4_SD, SPI5_MOSI/I2S5_SD, FSMC_A22, EVENTOUT. |
| 6 | VBAT | power_in | Backup-domain supply pin for the RTC (VBAT supply for RTC); the pin table gives no voltage limits for it. |
| 7 | PC13 | bidirectional | Power-switch-supplied 5 V-tolerant I/O limited to 3 mA sink: output speed must not exceed 2 MHz at 30 pF max and the pin must not be used as a current source; additional function TAMP_1, alternate EVENTOUT. |
| 8 | PC14-OSC32_IN | bidirectional | Power-switch-supplied FT I/O with the same 3 mA sink, 2 MHz / 30 pF output and no-current-source limits as PC13; additional function OSC32_IN, and FT is not applicable in oscillator or analog mode. |
| 9 | PC15-OSC32_OUT | bidirectional | Power-switch-supplied FT I/O with the same 3 mA sink limit as PC13; additional function OSC32_OUT, and FT is not applicable in oscillator or analog mode. |
| 10 | VSS | power_in | Ground pin. |
| 11 | VDD | power_in | Digital supply pin; the application supply and I/Os are specified from 1.7 V to 3.6 V. |
| 12 | PH0-OSC_IN | bidirectional | FT I/O (5 V tolerant except in analog or oscillator mode); additional function OSC_IN, alternate EVENTOUT. |
| 13 | PH1-OSC_OUT | bidirectional | FT I/O (5 V tolerant except in analog or oscillator mode); additional function OSC_OUT, alternate EVENTOUT. |
| 14 | NRST | bidirectional | Bidirectional reset pin with embedded weak pull-up resistor. |
| 15 | PC0 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; additional functions ADC1_10 and WKUP2, alternate EVENTOUT. |
| 16 | PC1 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; additional functions ADC1_11 and WKUP3, alternate EVENTOUT. |
| 17 | PC2 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions SPI2_MISO, I2S2ext_SD, DFSDM1_CKOUT, FSMC_NWE, EVENTOUT; additional function ADC1_12. |
| 18 | PC3 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions SPI2_MOSI/I2S2_SD, FSMC_A0, EVENTOUT; additional function ADC1_13. |
| 19 | VDD | power_in | Digital supply pin; the application supply and I/Os are specified from 1.7 V to 3.6 V. |
| 20 | VSSA/VREF- | power_in | Analog ground pin, combined with VREF- on this package. |
| 21 | VREF+ | power_in | ADC positive reference voltage pin, which may be tied to VDDA as shown in the ADC decoupling figures. |
| 22 | VDDA | power_in | Analog supply pin for the ADC and analog blocks. |
| 23 | PA0 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions TIM2_CH1/TIM2_ETR, TIM5_CH1, TIM8_ETR, USART2_CTS, EVENTOUT; additional functions ADC1_0 and WKUP1. |
| 24 | PA1 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions TIM2_CH2, TIM5_CH2, SPI4_MOSI/I2S4_SD, USART2_RTS, QUADSPI_BK1_IO3, EVENTOUT; additional function ADC1_1. |
| 25 | PA2 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions TIM2_CH3, TIM5_CH3, TIM9_CH1, I2S2_CKIN, USART2_TX, FSMC_D4/FSMC_DA4, EVENTOUT; additional function ADC1_2. |
| 26 | PA3 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions TIM2_CH4, TIM5_CH4, TIM9_CH2, I2S2_MCK, USART2_RX, FSMC_D5/FSMC_DA5, EVENTOUT; additional function ADC1_3. |
| 27 | VSS | power_in | Ground pin. |
| 28 | VDD | power_in | Digital supply pin; the application supply and I/Os are specified from 1.7 V to 3.6 V. |
| 29 | PA4 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, USART2_CK, DFSDM1_DATIN1, FSMC_D6/FSMC_DA6, EVENTOUT; additional function ADC1_4. |
| 30 | PA5 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions TIM2_CH1/TIM2_ETR, TIM8_CH1N, SPI1_SCK/I2S1_CK, DFSDM1_CKIN1, FSMC_D7/FSMC_DA7, EVENTOUT; additional function ADC1_5. |
| 31 | PA6 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions TIM1_BKIN, TIM3_CH1, TIM8_BKIN, SPI1_MISO, I2S2_MCK, TIM13_CH1, QUADSPI_BK2_IO0, SDIO_CMD, EVENTOUT; additional function ADC1_6. |
| 32 | PA7 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions TIM1_CH1N, TIM3_CH2, TIM8_CH1N, SPI1_MOSI/I2S1_SD, TIM14_CH1, QUADSPI_BK2_IO1, EVENTOUT; additional function ADC1_7. |
| 33 | PC4 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions I2S1_MCK, QUADSPI_BK2_IO2, FSMC_NE4, EVENTOUT; additional function ADC1_14. |
| 34 | PC5 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions I2CFMP1_SMBA, USART3_RX, QUADSPI_BK2_IO3, FSMC_NOE, EVENTOUT; additional function ADC1_15. |
| 35 | PB0 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions TIM1_CH2N, TIM3_CH3, TIM8_CH2N, SPI5_SCK/I2S5_CK, EVENTOUT; additional function ADC1_8. |
| 36 | PB1 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions TIM1_CH3N, TIM3_CH4, TIM8_CH3N, SPI5_NSS/I2S5_WS, DFSDM1_DATIN0, QUADSPI_CLK, EVENTOUT; additional function ADC1_9. |
| 37 | PB2 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions DFSDM1_CKIN0, QUADSPI_CLK, EVENTOUT; additional function BOOT1. |
| 38 | PE7 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions TIM1_ETR, DFSDM1_DATIN2, QUADSPI_BK2_IO0, FSMC_D4/FSMC_DA4, EVENTOUT. |
| 39 | PE8 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions TIM1_CH1N, DFSDM1_CKIN2, QUADSPI_BK2_IO1, FSMC_D5/FSMC_DA5, EVENTOUT. |
| 40 | PE9 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions TIM1_CH1, DFSDM1_CKOUT, QUADSPI_BK2_IO2, FSMC_D6/FSMC_DA6, EVENTOUT. |
| 41 | PE10 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions TIM1_CH2N, QUADSPI_BK2_IO3, FSMC_D7/FSMC_DA7, EVENTOUT. |
| 42 | PE11 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions TIM1_CH2, SPI4_NSS/I2S4_WS, SPI5_NSS/I2S5_WS, FSMC_D8/FSMC_DA8, EVENTOUT. |
| 43 | PE12 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions TIM1_CH3N, SPI4_SCK/I2S4_CK, SPI5_SCK/I2S5_CK, FSMC_D9/FSMC_DA9, EVENTOUT. |
| 44 | PE13 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions TIM1_CH3, SPI4_MISO, SPI5_MISO, FSMC_D10/FSMC_DA10, EVENTOUT. |
| 45 | PE14 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions TIM1_CH4, SPI4_MOSI/I2S4_SD, SPI5_MOSI/I2S5_SD, FSMC_D11/FSMC_DA11, EVENTOUT. |
| 46 | PE15 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions TIM1_BKIN, FSMC_D12/FSMC_DA12, EVENTOUT. |
| 47 | PB10 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions TIM2_CH3, I2C2_SCL, SPI2_SCK/I2S2_CK, I2S3_MCK, USART3_TX, I2CFMP1_SCL, SDIO_D7, EVENTOUT. |
| 48 | VCAP_1 | power_out | Core-regulator decoupling pin; external VCAP_1/VCAP_2 capacitor conditions are given in the VCAP_1/VCAP_2 operating conditions section. |
| 49 | VSS | power_in | Ground pin. |
| 50 | VDD | power_in | Digital supply pin; the application supply and I/Os are specified from 1.7 V to 3.6 V. |
| 51 | PB12 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions TIM1_BKIN, I2C2_SMBA, SPI2_NSS/I2S2_WS, SPI4_NSS/I2S4_WS, SPI3_SCK/I2S3_CK, USART3_CK, CAN2_RX, DFSDM1_DATIN1, FSMC_D13/FSMC_DA13, EVENTOUT. |
| 52 | PB13 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions TIM1_CH1N, I2CFMP1_SMBA, SPI2_SCK/I2S2_CK, SPI4_SCK/I2S4_CK, USART3_CTS, CAN2_TX, DFSDM1_CKIN1, EVENTOUT. |
| 53 | PB14 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions TIM1_CH2N, TIM8_CH2N, I2CFMP1_SDA, SPI2_MISO, I2S2ext_SD, USART3_RTS, DFSDM1_DATIN2, TIM12_CH1, FSMC_D0/FSMC_DA0, SDIO_D6, EVENTOUT. |
| 54 | PB15 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions RTC_50Hz, TIM1_CH3N, TIM8_CH3N, I2CFMP1_SCL, SPI2_MOSI/I2S2_SD, DFSDM1_CKIN2, TIM12_CH2, SDIO_CK, EVENTOUT. |
| 55 | PD8 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions USART3_TX, FSMC_D13/FSMC_DA13, EVENTOUT. |
| 56 | PD9 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions USART3_RX, FSMC_D14/FSMC_DA14, EVENTOUT. |
| 57 | PD10 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions USART3_CK, FSMC_D15/FSMC_DA15, EVENTOUT. |
| 58 | PD11 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions I2CFMP1_SMBA, USART3_CTS, QUADSPI_BK1_IO0, FSMC_A16, EVENTOUT. |
| 59 | PD12 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions TIM4_CH1, I2CFMP1_SCL, USART3_RTS, QUADSPI_BK1_IO1, FSMC_A17, EVENTOUT. |
| 60 | PD13 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions TIM4_CH2, I2CFMP1_SDA, QUADSPI_BK1_IO3, FSMC_A18, EVENTOUT. |
| 61 | PD14 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions TIM4_CH3, I2CFMP1_SCL, FSMC_D0/FSMC_DA0, EVENTOUT. |
| 62 | PD15 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions TIM4_CH4, I2CFMP1_SDA, FSMC_D1/FSMC_DA1, EVENTOUT. |
| 63 | PC6 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions TIM3_CH1, TIM8_CH1, I2CFMP1_SCL, I2S2_MCK, DFSDM1_CKIN3, USART6_TX, FSMC_D1/FSMC_DA1, SDIO_D6, EVENTOUT. |
| 64 | PC7 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions TIM3_CH2, TIM8_CH2, I2CFMP1_SDA, SPI2_SCK/I2S2_CK, I2S3_MCK, USART6_RX, DFSDM1_DATIN3, SDIO_D7, EVENTOUT. |
| 65 | PC8 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions TIM3_CH3, TIM8_CH3, USART6_CK, QUADSPI_BK1_IO2, SDIO_D0, EVENTOUT. |
| 66 | PC9 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions MCO_2, TIM3_CH4, TIM8_CH4, I2C3_SDA, I2S2_CKIN, QUADSPI_BK1_IO0, SDIO_D1, EVENTOUT. |
| 67 | PA8 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions MCO_1, TIM1_CH1, I2C3_SCL, USART1_CK, USB_FS_SOF, SDIO_D1, EVENTOUT. |
| 68 | PA9 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions TIM1_CH2, I2C3_SMBA, USART1_TX, USB_FS_VBUS, SDIO_D2, EVENTOUT. |
| 69 | PA10 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions TIM1_CH3, SPI5_MOSI/I2S5_SD, USART1_RX, USB_FS_ID, EVENTOUT. |
| 70 | PA11 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions TIM1_CH4, SPI4_MISO, USART1_CTS, USART6_TX, CAN1_RX, USB_FS_DM, EVENTOUT. |
| 71 | PA12 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions TIM1_ETR, SPI5_MISO, USART1_RTS, USART6_RX, CAN1_TX, USB_FS_DP, EVENTOUT. |
| 72 | PA13 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate function JTMS-SWDIO, EVENTOUT. |
| 73 | VCAP_2 | power_out | Core-regulator decoupling pin; external VCAP_1/VCAP_2 capacitor conditions are given in the VCAP_1/VCAP_2 operating conditions section. |
| 74 | VSS | power_in | Ground pin. |
| 75 | VDD | power_in | Digital supply pin; the application supply and I/Os are specified from 1.7 V to 3.6 V. |
| 76 | PA14 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions JTCK-SWCLK, EVENTOUT. |
| 77 | PA15 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions JTDI, TIM2_CH1/TIM2_ETR, SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, USART1_TX, EVENTOUT. |
| 78 | PC10 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions SPI3_SCK/I2S3_CK, USART3_TX, QUADSPI_BK1_IO1, SDIO_D2, EVENTOUT. |
| 79 | PC11 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions I2S3ext_SD, SPI3_MISO, USART3_RX, QUADSPI_BK2_NCS, FSMC_D2/FSMC_DA2, SDIO_D3, EVENTOUT. |
| 80 | PC12 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions SPI3_MOSI/I2S3_SD, USART3_CK, FSMC_D3/FSMC_DA3, SDIO_CK, EVENTOUT. |
| 81 | PD0 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions CAN1_RX, FSMC_D2/FSMC_DA2, EVENTOUT. |
| 82 | PD1 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions CAN1_TX, FSMC_D3/FSMC_DA3, EVENTOUT. |
| 83 | PD2 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions TIM3_ETR, FSMC_NWE, SDIO_CMD, EVENTOUT. |
| 84 | PD3 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions TRACED1, SPI2_SCK/I2S2_CK, DFSDM1_DATIN0, USART2_CTS, QUADSPI_CLK, FSMC_CLK, EVENTOUT. |
| 85 | PD4 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions DFSDM1_CKIN0, USART2_RTS, FSMC_NOE, EVENTOUT. |
| 86 | PD5 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions USART2_TX, FSMC_NWE, EVENTOUT. |
| 87 | PD6 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions SPI3_MOSI/I2S3_SD, DFSDM1_DATIN1, USART2_RX, FSMC_NWAIT, EVENTOUT. |
| 88 | PD7 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions DFSDM1_CKIN1, USART2_CK, FSMC_NE1, EVENTOUT. |
| 89 | PB3 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions JTDO-SWO, TIM2_CH2, I2CFMP1_SDA, SPI1_SCK/I2S1_CK, SPI3_SCK/I2S3_CK, USART1_RX, I2C2_SDA, EVENTOUT. |
| 90 | PB4 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions JTRST, TIM3_CH1, SPI1_MISO, SPI3_MISO, I2S3ext_SD, I2C3_SDA, SDIO_D0, EVENTOUT. |
| 91 | PB5 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions TIM3_CH2, I2C1_SMBA, SPI1_MOSI/I2S1_SD, SPI3_MOSI/I2S3_SD, CAN2_RX, SDIO_D3, EVENTOUT. |
| 92 | PB6 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions TIM4_CH1, I2C1_SCL, USART1_TX, CAN2_TX, QUADSPI_BK1_NCS, SDIO_D0, EVENTOUT. |
| 93 | PB7 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions TIM4_CH2, I2C1_SDA, USART1_RX, FSMC_NL, EVENTOUT. |
| 94 | BOOT0 | input | Dedicated BOOT0 boot-mode selection input (input-only pin, additional function VPP). |
| 95 | PB8 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions TIM4_CH3, TIM10_CH1, I2C1_SCL, SPI5_MOSI/I2S5_SD, CAN1_RX, I2C3_SDA, SDIO_D4, EVENTOUT. |
| 96 | PB9 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions TIM4_CH4, TIM11_CH1, I2C1_SDA, SPI2_NSS/I2S2_WS, CAN1_TX, I2C2_SDA, SDIO_D5, EVENTOUT. |
| 97 | PE0 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions TIM4_ETR, FSMC_NBL0, EVENTOUT. |
| 98 | PE1 | bidirectional | 5 V-tolerant (FT) I/O, floating input after reset; alternate functions FSMC_NBL1, EVENTOUT. |
| 99 | VSS | power_in | Ground pin. |
| 100 | VDD | power_in | Digital supply pin; the application supply and I/Os are specified from 1.7 V to 3.6 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | STMicroelectronics |
| Package | LQFP-100(14x14) |
| Category | Embedded Processors & Controllers |
| Pins | 100 |
CAD (KiCad official)
- Symbol:
STM32F412VET6 - Footprint:
Package_QFP:LQFP-100_14x14mm_P0.5mm - 3D model: LQFP-100(14x14) (KiCad packages3D, STEP)
- 3D model files:
stm32f412vet6-etched.step/stm32f412vet6-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);stm32f412vet6.step/stm32f412vet6.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: STMicroelectronics datasheet (201 pp, sha256
d640babe702a369d, retrieved 2026-10-10, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).