component
TPS2113APWR
Public Made by Adomby adom
Texas Instruments Power Distribution Switches, TSSOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownTPS2113APWR
Texas Instruments · Power Distribution Switches · TSSOP-8
TPS2113APWR from Texas Instruments, in a TSSOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | STAT | tri_state | Open-drain status output pulls low when IN1 switch is enabled or output is high-impedance; high-impedance when IN2 switch is enabled. |
| 2 | EN | input | TTL/CMOS-compatible enable input with internal pull-up; logic 0 enables auto-switching mode, logic 1 disables device per Truth Table. |
| 3 | VSNS | input | Voltage sense input with 0.8 V threshold; routes output to IN1 when above threshold, otherwise routes to higher of IN1 and IN2. |
| 4 | ILIM | input | Current limit adjust input; external resistor RILIM to GND sets limit to 250/RILIM amperes (TPS2112A) or 500/RILIM amperes (TPS2113A). |
| 5 | GND | power_in | Power ground and signal reference. |
| 6 | IN2 | power_in | Secondary power supply input rated 2.8 V to 5.5 V; selectable only when supply exceeds UVLO threshold and internal VDD UVLO threshold is exceeded. |
| 7 | OUT | power_out | Power multiplexer output; connects to IN1 or IN2 based on EN control and VSNS voltage sensing logic. |
| 8 | IN1 | power_in | Primary power supply input rated 2.8 V to 5.5 V; selectable only when supply exceeds UVLO threshold and internal VDD UVLO threshold is exceeded. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | TSSOP-8 |
| Category | Power Management (PMIC) |
| Pins | 8 |
CAD (KiCad official)
- Symbol:
TPS2113APWR - Footprint:
Package_SO:TSSOP-8_3x3mm_P0.65mm - 3D model: TSSOP-8 (KiCad packages3D, STEP)
- 3D model files:
tps2113apwr-etched.step/tps2113apwr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tps2113apwr.step/tps2113apwr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (31 pp, sha256
a29cac2ebea4a104, retrieved 2026-10-03, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).