Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TPS3307-18MDREP

Texas Instruments · Supervisor And Reset ICs · SOIC-8

TPS3307-18MDREP from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SENSE1 input Monitored voltage input for the first supply; the threshold is 1.68 V typical for the TPS3307-18 (VIT− 1.6 V min to 1.73 V max at VDD = 2 V to 6 V), and the input range is 0 to (VDD+0.3)×VIT/1.25 V.
2 SENSE2 input Monitored voltage input for the second supply; the TPS3307-18 threshold is 2.93 V typical (VIT− 2.8 V min to 3.02 V max), and the input range is 0 to (VDD+0.3)×VIT/1.25 V.
3 SENSE3 input Monitored voltage input for the third supply, with a 1.25 V typical threshold (VIT− 1.2 V min to 1.29 V max) and an input range of 0 to VDD+0.3 V.
4 GND power_in Ground reference for the device; all voltage values in the datasheet are specified with respect to GND.
5 RESET output Active-high reset output that is driven high when RESET (pin 6) is low; the device is specified with absolute maximum output currents of IOL 5 mA and IOH −5 mA.
6 RESET output Active-low reset output that goes low when any SENSEn input is below its threshold or MR is pulled low, and is defined from VDD ≥ 1.1 V; maximum low output current IOL is 5 mA.
7 MR input Manual reset input; a low level forces RESET active, with VIH of 0.7×VDD min and VIL of 0.3×VDD max, and inputs must stay within 0 to VDD+0.3 V.
8 VDD power_in Supply voltage input with a recommended range of 2 V to 6 V and an absolute maximum of 7 V with respect to GND.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Power Management (PMIC)
Pins 8

CAD (KiCad official)

  • Symbol: TPS3307-18MDREP
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: tps3307-18mdrep-etched.step / tps3307-18mdrep-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps3307-18mdrep.step / tps3307-18mdrep.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (20 pp, sha256 95916026a39971c7, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF