Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TLV320AIC3206IRSBT

Texas Instruments · Audio Interface ICs · WQFN-40(5x5)

TLV320AIC3206IRSBT from Texas Instruments, in a WQFN-40(5x5). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 DVss power_in Digital ground; device substrate.
2 DVss power_in Digital ground.
3 RESET input Hardware reset input.
4 GPIO bidirectional General-purpose digital I/O with programmable secondary functions for audio timing and interrupt outputs.
5 MCLK input Master clock input for codec operation.
6 BCLK bidirectional Primary I2S interface bit clock, bidirectional.
7 WCLK bidirectional Primary I2S interface word clock, bidirectional.
8 DIN input Primary I2S interface serial data input with configurable secondary functions for digital microphone.
9 DOUT output Primary I2S interface serial data output with configurable secondary functions for general-purpose output.
10 IOVdd power_in Supply for I/O buffers, 1.1 V to 3.6 V.
11 IOVss power_in Ground for I/O buffers.
12 SCLK input SPI serial clock input or digital microphone clock depending on device mode.
13 SCL/SS input I2C serial clock or SPI slave select depending on SPI_SELECT configuration.
14 SDA/MOSI bidirectional I2C serial data or SPI master-out-slave-in depending on SPI_SELECT, bidirectional in I2C mode.
15 MISO output SPI serial data output with configurable secondary functions for audio and general-purpose outputs.
16 SPI_SELECT input Control mode select input; high for SPI protocol, low for I2C protocol.
17 IN1_L input Multifunction analog input for left microphone or line input, configurable for single-ended or differential operation.
18 IN1_R input Multifunction analog input for right microphone or line input, configurable for single-ended or differential operation.
19 IN2_L input Multifunction analog input for left microphone or line input, configurable for single-ended or differential operation.
20 IN2_R input Multifunction analog input for right microphone or line input, configurable for single-ended or differential operation.
21 AVss power_in Analog ground.
22 REF output Reference voltage output for external filter capacitor.
23 MICBIAS output Programmable microphone bias voltage output.
24 IN3_L input Multifunction analog input for left microphone or line input, configurable for single-ended or differential operation.
25 IN3_R input Multifunction analog input for right microphone or line input, configurable for single-ended or differential operation.
26 LOL output Left line-level output.
27 LOR output Right line-level output.
28 GND_SENSE input External ground reference for ground-centered headphone interface with input range -0.5 V to 0.5 V.
29 AVdd power_in Analog supply voltage, 1.5 V to 1.95 V.
30 Vsys power_in System power supply, 1.5 V to 5.5 V; must be greater than or equal to AVdd and DVdd.
31 HPL output Left headphone output, ground-centered or single-ended configuration.
32 DRVdd_HP power_in Headphone driver supply, 1.5 V to 1.95 V for ground-centered configuration or 1.5 V to 3.6 V for single-ended.
33 HPR output Right headphone output, ground-centered or single-ended configuration.
34 MICDET input Microphone detection input for automatic microphone insertion sensing.
35 VNEG power_in Negative headphone supply, -1.8 V to 0 V input when charge pump disabled or filtering output when enabled.
36 FLY_N power_in Negative terminal for charge-pump flying capacitor.
37 DVss_CP power_in Charge pump ground.
38 FLY_P power_in Positive terminal for charge-pump flying capacitor.
39 DVdd_CP power_in Charge pump supply; recommended to connect to DVdd.
40 DVdd power_in Digital supply voltage, 1.26 V to 1.95 V.
41 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package WQFN-40(5x5)
Category Interface
Pins 41

CAD (KiCad official)

  • Symbol: TLV320AIC3206IRSBT
  • Footprint: Package_DFN_QFN:QFN-40-1EP_5x5mm_P0.4mm_EP3.6x3.6mm
  • 3D model: WQFN-40(5x5) (KiCad packages3D, STEP)
  • 3D model files: tlv320aic3206irsbt-etched.step / tlv320aic3206irsbt-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tlv320aic3206irsbt.step / tlv320aic3206irsbt.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (52 pp, sha256 42fc13abdce469c1, retrieved 2026-10-01, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF